



## Solution-processed single-walled carbon nanotube field effect transistors and bootstrapped inverters for disintegratable, transient electronics

Sung Hun Jin, Jongmin Shin, In-Tak Cho, Sang Youn Han, Dong Joon Lee, Chi Hwan Lee, Jong-Ho Lee, and John A. Rogers

Citation: Applied Physics Letters 105, 013506 (2014); doi: 10.1063/1.4885761 View online: http://dx.doi.org/10.1063/1.4885761 View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/105/1?ver=pdfcov Published by the AIP Publishing

## Articles you may be interested in

A simple drain current model for single-walled carbon nanotube network thin-film transistors J. Appl. Phys. 115, 154507 (2014); 10.1063/1.4871775

Mobilities in ambipolar field effect transistors based on single-walled carbon nanotube network and formed on a gold nanoparticle template Appl. Phys. Lett. 104, 142103 (2014); 10.1063/1.4871471

Strain on field effect transistors with single-walled-carbon nanotube network on flexible substrate J. Appl. Phys. 114, 214504 (2013); 10.1063/1.4834555

Comparative study of solution-processed carbon nanotube network transistors Appl. Phys. Lett. 101, 112104 (2012); 10.1063/1.4752006

Complementary voltage inverters with large noise margin based on carbon nanotube field-effect transistors with SiN x top-gate insulators

J. Vac. Sci. Technol. B 30, 03D108 (2012); 10.1116/1.3697527

## AIP Journal of Applied Physics



Journal of Applied Physics is pleased to announce André Anders as its new Editor-in-Chief



## Solution-processed single-walled carbon nanotube field effect transistors and bootstrapped inverters for disintegratable, transient electronics

Sung Hun Jin,<sup>1,a,b)</sup> Jongmin Shin,<sup>1,a)</sup> In-Tak Cho,<sup>1</sup> Sang Youn Han,<sup>2,3</sup> Dong Joon Lee,<sup>2</sup> Chi Hwan Lee,<sup>2</sup> Jong-Ho Lee,<sup>1,b)</sup> and John A. Rogers<sup>2,b)</sup>

<sup>1</sup>Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul 151-742, Korea

<sup>2</sup>Department of Materials Science and Engineering, Frederick Seitz Materials Research Laboratory,

<sup>3</sup>Display R&D Center, Samsung Display Co., Yongin-city, Gyeongki-do 446–711, Korea

(Received 8 May 2014; accepted 16 June 2014; published online 8 July 2014)

This paper presents materials, device designs, and physical/electrical characteristics of a form of nanotube electronics that is physically transient, in the sense that all constituent elements dissolve and/or disperse upon immersion into water. Studies of contact effects illustrate the ability to use water soluble metals such as magnesium for source/drain contacts in nanotube based field effect transistors. High mobilities and on/off ratios in transistors that use molybdenum, silicon nitride, and silicon oxide enable full swing characteristics for inverters at low voltages ( $\sim$ 5 V) and with high gains ( $\sim$ 30). Dissolution/disintegration tests of such systems on water soluble sheets of polyvinyl alcohol demonstrate physical transience within 30 min. © 2014 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4885761]

Transient electronics represents an emerging technology in which the constituent devices are designed to allow complete or partial physical disappearance in a controlled manner after serving their targeted functions. Application concepts range from active biodegradable implants to hardware-secure memory systems, vanishing environmental sensors, and consumer electronics with reduced waste streams.<sup>1-6</sup> These envisioned technologies create opportunities for research into electronic materials, device designs, and unconventional techniques for micro/nanofabrication. Among the various essential materials, the semiconductor is often the most challenging. Recent work demonstrates that nanomembranes of silicon are attractive for this purpose because of their stable, reproducible, and superior electrical characteristics together with their dissolution by hydrolysis in biofluids, ground water, and sea water.<sup>1-5</sup> Other materials, such as ZnO<sup>6</sup> and organic/bioorganic polymers,<sup>7</sup> represent additional options.

The results reported here illustrate the ability to form transient field effect transistors (FETs) with networks of purified single walled nanotubes (SWNTs). The nanoscale dimensions of the SWNTs, their ability to form percolating networks at low areal coverage, their excellent electrical properties, and the capacity of networks of them to disperse upon disappearance of a supporting substrate make this system attractive for transient electronics that operate by a combination of controlled disintegration and dissolution. Although SWNT networks have been widely explored in individual devices and integrated circuits,<sup>8–10</sup> their use with transient materials for the purpose of transient electronic systems has not been explored. This work combines SWNTs with water soluble dielectrics, metals, and substrates to yield transient bootstrapped SWNTs inverters, with improved

noise margin and logic swing compared to previously described, non-transient counterparts.<sup>11</sup> Full swing electrical properties studied using both DC and pulsed mode techniques reveal the intrinsic properties as well as effects of contacts formed using transient metals. Demonstration vehicles serve to illustrate a mode of transience in which the SWNT networks disintegrate and all other constituent materials dissolve completely upon immersion in water.

Figs. 1(a)-1(d) summarize an overall fabrication scheme that involves processing of devices using transient materials (i.e., Mo for electrodes and interconnects;  $SiO_x$  and  $SiN_x$  for gate and interlayer dielectrics) on a temporary substrate followed by transfer to a water-soluble film of poly(vinyl alcohol) (PVA,  $M_w \sim 31\,000$ ). The first step is electron beam evaporation of a layer of Ni (~300 nm) onto a silicon wafer with a layer of thermal oxide (300 nm) on its surface, followed by plasma-enhanced chemical vapor deposition (PECVD) of SiO<sub>x</sub> ( $\sim$ 100 nm) at 300 °C. Photolithographic patterning of Mo (~70 nm, electron beam evaporation) creates gate electrodes. Bilayers of  $SiN_x$  (~50 nm) and  $SiO_x$  $(\sim 30 \text{ nm})$  deposited by PECVD at  $300 \,^{\circ}\text{C}$  serve as gate dielectrics. Exposing the SiO<sub>x</sub> to an O<sub>2</sub> plasma ( $\sim$ 30 W, 10 min) yields a hydrophilic surface which, after solution casting with poly-L-lysine for 5 min, consecutively rinsing with deionized (DI) water, and drying under a stream of N<sub>2</sub>, yields a surface that can be coated with SWNTs in a spatially uniform manner with controlled density.<sup>10</sup> This work used SWNTs, as-received, with 98% semiconductor content (IsoNanotubes-S from NanoIntegris, Inc.). Rinsing with DI water and isopropyl alcohol (IPA), and then drying again under  $N_2^{10}$  prepares the substrate for deposition and patterning of Mo ( $\sim$ 50 nm) (or Ti/Pd  $\sim$  2/50 nm) after removal of  $SiO_x/SiN_x$  by reactive ion etching (RIE;  $O_2/CF_4$ ) to create openings for contacts. The final step of the fabrication involves removal of SWNTs from the periphery by RIE  $(O_2 \sim 100 \text{ mTorr}, 75 \text{ W}, 1 \text{ min})$ . Fig. 1(b) illustrates a cross sectional view of devices along the line from A to B

University of Illinois at Urbana-Champaign, Urbana, Illinois 61801, USA

<sup>&</sup>lt;sup>a)</sup>S. H. Jin and J. Shin contributed equally to this work.

<sup>&</sup>lt;sup>b)</sup>Authors to whom correspondence should be addressed. Electronic addresses: harin74@gmail.com, jhl@snu.ac.kr, and jrogers@illinois.edu.



FIG. 1. Schematic illustrations and images of the process sequence: (a) fully formed SWNT devices fabricated on a substrate of SiO<sub>x</sub>/Ni/SiO<sub>2</sub>/Si (b) cross sectional view of devices along the line denoted by A and B in (a), (c) retrieving fully formed devices in water by using thermal tapes, (d) transferred devices on a PVA substrate after etching the residual Ni on the back side of SWNT devices/SiO<sub>x</sub>. (e) PVA substrates prepared by drop casting of PVA solution (~10 wt. %) and (f) after laminating on a slide glass coated with PDMS for transfer printing process. An optical micrograph (g) for fully formed SWNT FETs on a Si substrate with trilayer coating of SiO<sub>x</sub>/Ni/SiO<sub>2</sub> before retrieval and (h) for their devices after transferred to a PVA substrate.

(Fig. 1(a)) at the location of a bootstrapped capacitor and a driver transistor. Baking on a hot plate ( $\sim$ 110 °C) for 10 min, followed by electrical characterization with a semiconductor parameter analyzer (Agilent B1500A) combined with a waveform generator/fast measurement unit (WGFMU; B1530A) enables extraction of intrinsic properties.

A thermal release tape (Nitto Denko Co.) adhered to the devices, as shown in Fig. 1(c), facilitates release from the silicon substrate upon immersion in water.<sup>12</sup> Etching in ferric chloride solution (Sigma Aldrich) eliminates the Ni on the backside of the devices. Gently rinsing in water and drying under a stream of dry nitrogen prepare the structure for transfer. This process involves pressing the tape with circuits on its surface against a PVA film (Fig. 1(e);  $\sim 30 \,\mu m$  thickness, drop cast from solution ( $\sim 10$  wt. %) in a plastic container and dried in a convection oven at 80 °C), held onto a glass slide with a coating of poly(dimethylsiloxane) (PDMS) as shown in Fig. 1(f). Heating on a hot plate at  $100^{\circ}$ C allows release of the tape. Peeling away the PVA (Fig. 1(d)) completes the process. Fig. 1(e) shows the PVA substrate before transfer printing. Fig. 1(h) shows fully formed SWNTs FETs and circuits fabricated on carrier substrates as in Fig. 1(g) after transfer to PVA.



FIG. 2. (a) Optical micrographs for typical SWNTs FETs fabricated on SiO<sub>x</sub>/Ni/SiO<sub>2</sub>/Si (b) transfer characteristics at various channel lengths between 10  $\mu$ m and 100  $\mu$ m at V<sub>DS</sub> = -0.1 V for devices with (b) Ti/Pd and (c) Mo contacts. Total on-resistance, i.e., R<sub>on</sub> ~ 2R<sub>S/D</sub> + r<sub>ch</sub>L, of SWNTs FETs with (d) Ti/Pd and (e) Mo contacts at various channel lengths between 10  $\mu$ m and 100  $\mu$ m as a function of gate to source voltage (V<sub>GS</sub>). (f) Contact resistance extracted from SWNT FETs with Ti/Pd (or Mo) contacts by using gated transmission line method. The inset indicates that the average value of the inverse of the unit channel resistance depends on V<sub>GS</sub>. The slopes for Ti/Pd and Mo contact FETs as shown in the inset are similar within experimental error.

Fig. 2(a) shows an optical micrograph of SWNTs FETs with Mo (or Ti/Pd) source and drain electrodes. The inset provides an SEM image of the SWNT network. Figs. 2(b) and 2(c) present transfer characteristics of SWNTs transistors with Ti/Pd contacts, as reference, and with transient Mo contacts, both for devices with various channel lengths between 10  $\mu$ m and 100  $\mu$ m. These measurements used a pulse mode technique<sup>13</sup> to suppress effects of hysteresis.<sup>14</sup> Comparison of the Ti/Pd with Mo cases suggests differences in contact properties. In the linear regime, the overall device resistance<sup>15,16</sup> ( $R_{on}$ ) can be expressed as the sum of the channel resistance ( $r_{ch}L$ ) and contact resistance ( $2R_{S/D}$ ) according to

$$R_{on} = \frac{\partial V_{DS}}{\partial I_{DS}} \Big|_{V_{DS} \to 0}^{V_{GS}} = r_{ch}L + 2R_{S/D}$$
$$= \frac{L}{W\mu_{FEi}C_G(V_{GS} - V_{Ti})} + 2R_{S/D}, \qquad (1)$$

where  $r_{ch}$  is the channel resistance per channel-length (L) unit and  $2R_{S/D}$  is the combined contact resistance (R<sub>S/D</sub>) associated with the source and drain electrodes. Here,  $\mu_{\text{FEi}}$ and V<sub>Ti</sub> are the intrinsic field effect mobility and threshold voltage, respectively. The contact resistance<sup>15</sup> (2R<sub>S/D</sub>) and the unit channel resistance<sup>16</sup> ( $r_{ch}$ ) can be extracted from the intercept and slope, respectively, of linear fits to plots of  $R_{on}$ ·W as a function of L for different gate voltages, as shown in Figs. 2(d) and 2(e). Fig. 2(f) summarizes width normalized contact resistances ( $2R_{S/D}$ ·W) for SWNT FETs with Ti/Pd and Mo contacts. The results indicate that the contact resistances for Mo are consistently higher (roughly three times) than those with Ti/Pd, ranging from (~18.00  $\pm 0.60 \text{ k}\Omega \cdot \text{cm}$ ) to (~0.64  $\pm 0.27 \text{ k}\Omega \cdot \text{cm}$ ) for Mo and from (~6.06  $\pm 1.21 \text{ k}\Omega \cdot \text{cm}$ ) to (~0.29  $\pm 0.37 \text{ k}\Omega \cdot \text{cm}$ ) for Ti/Pd, as the V<sub>GS</sub> changes from 0 V to -4 V, respectively. These differences can be attributed, at least partly, to differences in Schottky barrier heights<sup>17</sup> ( $\Phi_p$ ), associated with the work functions of these two metals ( $\Phi_{Pd} \sim 5.1 \text{ eV}$ ,  $\Phi_{Mo} \sim 4.6 \text{ eV}$ ).

The dependence of the reciprocal unit channel resistance on V<sub>GS</sub>, as shown in the inset of Fig. 2(f), can be utilized to extract intrinsic field effect motilities ( $\mu_{FEi}$ ) according to

$$\mu_{FEi} = \frac{1}{WC_G} \frac{\partial (1/r_{ch})}{\partial V_{GS}}.$$
(2)

The gate capacitance<sup>10,18</sup> ( $C_G$ ) can be calculated by considering the electrostatic coupling between nanotubes using the analytical equation

$$C_{G} = \left\{ C_{Q}^{-1} + \frac{1}{2\pi\varepsilon_{o}\varepsilon_{r}} In \left[ \frac{\Lambda_{o}}{R} \frac{\sinh(2\pi t_{ox}/\Lambda_{o})}{\pi} \right] \right\}^{-1} \Lambda_{o}^{-1},$$
(3)

where 1/Ao stands for the density of nanotubes  $(3/\mu m)$ ,  $C_Q^{-1}$  is the quantum capacitance (4 pF/cm),  $t_{ox}$  is the thickness of gate dielectrics (80 nm), R is the radius of nanotubes (~0.7 nm),  $\varepsilon_o$  is the vacuum permittivity, and  $\varepsilon_r$  is the relative dielectric constant (3.17) of the air/SWNT/SiO<sub>x</sub>/SiN<sub>x</sub> sandwich structure. The value of C<sub>G</sub> and the slope of the linear fit to (1/r<sub>ch</sub>) as a function of V<sub>GS</sub>, as shown in the inset of Fig. 2(f), are 17.9 nF/cm<sup>2</sup>, and 9.7 (Pd) and 8.47(Mo)  $\mu$ S· $\mu$ m·V<sup>-1</sup>, accordingly. The intrinsic field effect motilities for SWNT FETs with Ti/Pd and Mo contact are extracted as 17.3 and 15.7 cm<sup>2</sup>/V s. (With C<sub>G</sub> extracted using a simple parallel plate approximation (59.2 nF/cm<sup>2</sup>), the field effect mobilities are 5.22 (Pd) and 4.77(Mo) cm<sup>2</sup>/V s, respectively.) The results indicate that the intrinsic field effect mobilities are approximately the same for Mo and Ti/Pd contacts, as might be expected.

SWNT transistors typically have stable p-type behaviors in air. Operation in n-type mode is, by comparison, difficult to achieve reliably.<sup>9</sup> Therefore, basic logic elements such as conventional enhancement-load inverters,<sup>10,19</sup> which use diode connected loads, are commonly used. Although this scheme is simple, the threshold voltage drop at the source terminal can significantly reduce the logic swing and noise margins.<sup>20</sup> Here, we use bootstrapped SWNTs inverters, as shown in Figs. 3(a) and 3(b). The circuits include a driver transistor (W/L = 600/10  $\mu$ m), a load transistor (W/L = 40/ 10  $\mu$ m), a gated diode (W/L = 20/10  $\mu$ m), and a bootstrap capacitor (5.2 pF). Fig. 3(b) shows a circuit schematic of the inverters, including the effects of probing load associated with the internal resistance and the capacitance of the oscilloscope. The voltage transfer characteristics (VTCs) and



FIG. 3. (a) An optical micrograph, (b) a schematic illustration, (c) DC voltage transfer characteristics, and (d) AC dynamic responses for boot strapped inverters. The illustration includes effects of parasitic loading associated with probing contact pads, coaxial connection cables, and the internal load of a testing oscilloscope. Dynamic responses were characterized as the frequency of an input square pulse with 5 V amplitude increases from 0.1 KHz to 10 KHz.

dynamic switching behaviors appear in Figs. 3(c) and 3(d), respectively. The maximum gain  $((dV_{out}/dV_{in})_{max})$  is ~30 for supply voltages  $(V_{SS})$  between 2 V and 5 V at a fixed  $V_{DD}$  of 0 V. This operation follows from voltage bootstrapping and use of a high ratio of driving and load transistors.<sup>20</sup> Bootstrapping can compensate the voltage drop associated with V<sub>th</sub> for the load transistor to reduce the magnitude of the voltage at output low  $(V_{OL})$  during inverter operation. This function can boost the transition action during the period of transition from high to low, i.e., to reduce the fall time. The design for the ratio of the width of the driver FET to the width of the load FET is also important because this ratio (k) can determine both maximum gain and the voltage at output high  $(V_{OH})$ . The full swing behavior of circuits reported here benefits from both effects.

Figure 3(d) shows dynamic behaviors for the case of a square wave with 5 V amplitude (f = 100 Hz, duty cycle (DC) = 0.5) applied to the input node at a bias condition of  $V_{SS} = 5 V$ ,  $V_{DD} = 0 V$ ). As the frequency increases from 0.1 kHz to 10 kHz with fixed other parameters, the switching behavior gradually degrades due to the propagation delay.<sup>21</sup> Such limitations originate primarily from parasitic capacitances of the driver and load transistors as well as the electrical connections between the oscilloscope (Tektronix, TDS2012C; input capacitance of 13 pF) and the inverter output node. The rise and fall times at 100 Hz are 0.35 ms and 1.51 ms, respectively. These results suggest that low currents from the load FET (W/L =  $40/10 \ \mu m$ ) compared to those from the driver FET (W/L =  $600/10 \mu m$ ) lead to long dissipation times for charges stored in the parasitic capacitors<sup>21</sup> from the combined contributions of the device elements, the oscilloscope, and the connection lines. Increasing the size of the load FET, while maintaining k, can reduce the fall time.

All observed electrical characteristics are, to within uncertainties, the same before (Fig. 1(g)) and after (Fig. 1(h)) transfer from silicon to PVA. Fig. 4 shows a set of images collected in a time sequence during dissolution of



FIG. 4. Images of a various stages of dissolution and disintegration of SWNT FETs and boot strapped capped inverters on a PVA substrate in water, at (a) 10 s, (b) 90 s, (c) 300 s, and (d) 1800 s.

SWNT FETs and its circuits on PVA substrate in DI water at room temperature. The PVA substrate ( $\sim$ 30  $\mu$ m), for the formulation used here, slowly disappears within 30 min by simple dissolution. This process causes the device and circuit to physically disintegrate. Afterward, each remaining constituent material, including SiO<sub>x</sub>, SiN<sub>x</sub>, and Mo, disappears due to hydrolysis at different rates, as described in the previous reports.<sup>1–6</sup> The SWNTs disperse and aggregate into small bundles. The timeframes for dissolution and disintegration can be programmed not only by encapsulation and packing methods via film deposition or/and drop casting but also by selections of physical dimensions, film thicknesses, and configurations in the materials used for SWNTs circuits.

In summary, the results presented here indicate that networks of SWNTs can be combined with dissolvable dielectrics, electrodes, and substrates to yield transistors and bootstrapped inverters that offer transient behavior due to disintegration and dissolution in water. The findings illustrate that network type of active layers, in this example SWNTs, can be attractive candidates for semiconductors in disintegrating electronic systems.

This work was supported by the Center for Integrated Smart Sensors funded by the Ministry of Education, Science, ICT, and Future Planning as Global Frontier Project under Grant No. CISS-2012054186. Work at University of Illinois at Urbana-Champaign was supported by DARPA.

<sup>1</sup>S.-W. Hwang, H. Tao, D.-H. Kim, H. Cheng, J.-K. Song, E. Rill, M. A. Brenckle, B. Panilaitis, S. M. Won, Y.-S. Kim, Y. M. Song, K. J. Yu, A. Ameen, R. Li, Y. Su, M. Yang, D. L. Kaplan, M. R. Zakin, M. J. Slepian, Y. Huang, F. G. Omenetto, and J. A. Rogers, Science **337**, 1640 (2012).

- <sup>2</sup>S.-W. Hwang, D.-H. Kim, H. Tao, T.-i. Kim, S. Kim, K. J. Yu, B. Panilaitis, J.-W. Jeong, J.-K. Song, F. G. Omenetto, and J. A. Rogers, Adv. Funct. Mater. **23**, 4087 (2013).
- <sup>3</sup>S.-W. Hwang, X. Huang, J.-H. Seo, J.-K. Song, S. Kim, S. Hage-Ali, H.-J. Chung, H. Tao, F. G. Omenetto, Z. Ma, and J. A. Rogers, Adv. Mater. **25**, 3526 (2013).
- <sup>4</sup>S.-W. Hwang, G. Park, H. Cheng, J.-K. Song, S.-K. Kang, L. Yin, J.-H. Kim, F. G. Omenetto, Y. Huang, K.-M. Lee, and J. A. Rogers, Adv. Mater. 26, 1992 (2014).
- <sup>5</sup>L. Yin, H. Cheng, S. Mao, R. Haasch, Y. Liu, X. Xie, S.-W. Hwang, H. Jain, S.-K. Kang, Y. Su, R. Li, Y. Huang, and J. A. Rogers, Adv. Funct. Mater. **24**, 645 (2014).
- <sup>6</sup>C. Dagdeviren, S.-W. Hwang, Y. Su, S. Kim, H. Cheng, O. Gur, R. Haney, F. G. Omenetto, Y. Huang, and J. A. Rogers, Small 9, 3398 (2013).
- $^{7}$ C. J. Bettinger and Z. Bao, Adv. Mater. **22**, 651 (2010).
- <sup>8</sup>C. Wang, K. Takei, T. Takahashi, and A. Javey, Chem Soc. Rev. **42**, 2592 (2013).
- <sup>9</sup>H. Wang, P. Wei, Y. Li, J. Han, H. R. Lee, B. D. Naab, N. Liu, C. Wang, E. Adijanto, B. C.-K. Tee, S. Morishita, Q. Li, Y. Gao, Y. Cui, and Z. Bao, Proc. Natl. Acad. Sci. U.S.A. **111**, 4776 (2014).
- <sup>10</sup>C. Wang, J.-C. Chien, K. Takei, T. Takahashi, J. Nah, A. M. Niknejad, and A. Javey, Nano Lett. **12**, 1527 (2012).
- <sup>11</sup>S. H. Han, S. H. Cho, J. H. Kim, J. W. Choi, J. Jang, and M. H. Oh, Appl. Phys. Lett. 89, 093504 (2006).
- <sup>12</sup>C. H. Lee, D. R. Kim, and X. Zheng, Nano Lett. **11**, 3435 (2011).
- <sup>13</sup>D. Estrada, S. Dutta, A. Liao, and E. Pop, Nanotechnology **21**, 085702 (2010).
- <sup>14</sup>S. H. Jin, A. E. Islam, T.-l. Kim, J. Kim, M. A. Alam, and J. A. Rogers, Adv. Funct. Mater. 22, 2276 (2012).
- <sup>15</sup>J. Zaumseil, K. W. Baldwin, and J. A. Rogers, J. Appl. Phys. **93**, 6117 (2003).
- <sup>16</sup>Q. Cao, S. J. Han, G. S. Tulevski, A. D. Franklin, and W. Haensch, ACS Nano 6, 6471 (2012).
- <sup>17</sup>S. Salamat, X. Ho, J. A. Rogers, and M. A. Alam, IEEE Trans. Nanotechnol. **10**, 439 (2011).
- <sup>18</sup>Q. Cao, M. Xia, C. Kocabas, M. Shim, J. A. Rogers, and S. V. Rotkin, Appl. Phys. Lett. **90**, 023516 (2007).
- <sup>19</sup>S. H. Jin, S. N. Dunham, J. Song, X. Xie, J. Kim, C. Lu, A. Islam, F. Du, J. Kim, J. Felts, Y. Li, F. Xiong, M. A. Wahab, M. Menon, E. Cho, K. L. Gross, D. J. Lee, H. U. Chung, E. Pop, M. A. Alam, W. P. King, Y. Huang, and J. A. Rogers, Nat. Nanotechnol. 8, 347 (2013).
- <sup>20</sup>S.-M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design (McGraw-Hill companies, Inc., 1996), Chap. 9, p. 340.
- <sup>21</sup>J. Millman and A. Grabel, *Microelectronics*, 2nd ed. (McGraw-Hill, Inc., 1987), Chap. 6, p. 233.