

Inorganic Semiconductors for Flexible Electronics**

By Yugang Sun* and John A. Rogers*

This article reviews several classes of inorganic semiconductor materials that can be used to form high-performance thin-film transistors (TFTs) for large area, flexible electronics. Examples ranging from thin films of various forms of silicon to nanoparticles and nanowires of compound semiconductors are presented, with an emphasis on meth-



ods of depositing and integrating thin films of these materials into devices. Performance characteristics, including both electrical and mechanical behavior, for isolated transistors as well as circuits with various levels of complexity are reviewed. Collectively, the results suggest that flexible or printable inorganic materials may be attractive for a range of applications not only in flexible but also in large-area electronics, from existing devices such as flat-panel displays to more challenging (in terms of both cost and performance requirements) systems such as large area radiofrequency communication devices, structural health monitors, and conformal X-ray imagers.

1. Introduction

Electronic systems that can cover large areas on flexible substrates have received increasing attention in the last couple of decades because they enable classes of applications that lie outside those easily addressed with wafer-based electron-

 [*] Dr. Y. Sun Center for Nanoscale Materials Argonne National Laboratory 9700 South Cass Avenue, Argonne, IL 60439 (USA) E-mail: ygsun@anl.gov Prof. J. A. Rogers Department of Materials Science and Engineering Beckman Institute and Frederick Seitz Materials Research Laboratory University of Illinois at Urbana-Champaign Urbana, IL 61801 (USA) E-mail: jrogers@uiuc.edu

[***] The work was supported by the U.S. Department of Energy under Grant No. DEFG02-91-ER45439 and also partially supported by the Defense Advanced Projects Agency under Contract No. F8650-04-C-710. Devices were fabricated using the Microfabrication and Crystal Growth Facility in Frederick Seitz Materials Research Laboratory, University of Illinois, which is partially supported by the U.S. Department of Energy under Grant No. DEFG02-91-ER45439. Argonne National Laboratory's work was supported by the U.S. Department of Energy, Office of Science, Office of Basic Energy Sciences, under contract DE-AC02-06CH11357. ics. Examples include flexible displays, electronic textiles, sensory skins, and active antennas.^[1,2] This type of electronics, sometimes referred to as macroelectronics, differs from established microelectronic and nanoelectronic systems, where progress is driven primarily by reducing the critical dimensions of the functional elements (e.g., channel lengths and dielectric thicknesses in transistors) to increase the speed and computing capacity and to reduce the operating voltages. Macroelectronics, instead, uses thin-film transistors (TFTs) distributed over large areas where, in existing applications that use glass substrates, they provide switching elements in active-matrix liquid-crystal displays (AMLCDs) or medical X-ray imaging devices.^[3] Here, the overall size of the systems rather than the minimum feature size of an individual circuit component represents the primary scaling metric. Amorphous silicon (a-Si) is currently the dominant semiconductor used for transistors in these systems. In fact, this material is now the second most economically significant semiconductor, behind single-crystal silicon. An emerging direction in research is to develop alternative materials and patterning techniques for these macroelectronic systems, with a goal of increasing their performance, decreasing their cost (per unit area), and enabling them to be formed on low-cost, bendable substrates. Low-temperature deposition or printing-type techniques for fabricating of high-quality semiconductor films on substrates such as metal foils,^[4] plastic sheets,^[5] and even paper^[6] are of





particular interest. Integrating semiconductors with plastic substrates, which are the most attractive type of flexible substrate for many applications, requires processing temperatures below the glass-transition or thermal-degradation temperatures of the plastics. Although many promising results have been obtained with thin films of small-molecule organics and polymers,^[7] the electrical performance that can be obtained from them is still too low (comparable to a-Si in the best cases) for many potential applications. Even with high-purity single crystals of these materials the mobilities are less than those of polycrystalline silicon.^[8,9] Furthermore, the uncertain long-term reliability and lack of controlled doping techniques for these materials represent other areas that require further research.

By contrast, many inorganic semiconductors exhibit high carrier mobilities and excellent stability.^[10] The main challenge, for uses in macroelectronics on plastics, for example, is that forming high-quality films of these materials and certain steps associated with processing them into devices require temperatures that exceed the glass-transition and/or thermal-decomposition temperatures of the plastics. Also, many aspects of the growth and processing do not scale easily to large areas without the use of complex manufacturing systems. Progress in the last several years, however, has led to examples of methods that avoid these limitations. This Review summarizes some of this work, with an emphasis on inorganic semiconductor films that have been, or have the potential to

be, integrated with plastic substrates to generate high-performance TFTs. The materials include films of silicon with various levels of crystallinity (i.e., from amorphous to poly- and monocrystalline), transparent oxides, chalcogenides, nanowires synthesized via "bottom-up" chemical routes, and nano-/microstructures fabricated from wafers via "top-down" approaches. This article reviews the properties achievable with these materials, using field-effect mobilities (as determined by standard analysis of characteristics measured in transistor devices) and on/off current ratios as the primary metrics. The content is organized according to the material type, with discussions of the techniques for growing the films and illustrative examples of devices and circuits that have been built with them. The last section presents some perspectives on the trends for future work.

2. Films of Silicon—From Amorphous to Large-Grained Polycrystalline

TFTs fabricated with hydrogen-terminated amorphous Si (a-Si:H) represent, by far, the most successful systems for applications in large-area electronics. Silicon films with various degrees of crystallinity and mobilities that can be orders of magnitude larger than a-Si:H can be formed using a-Si precursor films and thermal treatments. These films are classified as nanocrystalline Si (nc-Si), microcrystalline Si (μ c-Si), and



John A. Rogers, obtained B.A. and B.Sc. degrees in chemistry and in physics from the University of Texas, Austin, in 1989. From MIT, he received S.M. degrees in physics and in chemistry in 1992 and a Ph.D. degree in physical chemistry in 1995. From 1995 to 1997, he was a Junior Fellow in the Harvard University Society of Fellows. During this time he also served as a Director for Active Impulse Systems, a company based on his Ph.D. research that he co-founded in 1995 and that was acquired by a large company in 1998. He joined Bell Laboratories as a Member of Technical Staff in the Condensed Matter Physics Research Department in 1997, and served as Director of this department from 2000–2002. He is currently Founder Professor of Engineering at University of Illinois at Urbana/Champaign, with appointments in the Departments of Materials Science and Engineering, Electrical and Computer Engineering, Mechanical Science and Engineering and Chemistry. His research includes fundamental and applied aspects of nano- and molecular-scale fabrication, materials and patterning techniques for large-area electronics and unusual photonic systems. He has won many awards for this work, which is published in more than 150 papers and ca. 60 patents, more than half of which are licensed or in active use.



Yugang Sun received B.Sc. and Ph.D. degrees in chemistry from the University of Science and Technology of China (USTC) in 1996 and 2001, respectively. From 2001 to 2006, he was a research associate at the University of Washington and University of Illinois at Urbana-Champaign, where he invented a number of technologies for fabricating nanostructures with controlled shapes and flexible transistors with operation speeds in the gigahertz regime. He is currently an assistant scientist for the Center for Nanoscale Materials in Argonne National Laboratory. His research interests include synthesis and characterization of nanostructures, micro-/nanofabrication, nanobiotechnology, and devices for optics and electronics. He has published more than 60 papers and book chapters.



polycrystalline Si (pc-Si). The mobilities, in general, increase with grain size because the grain boundaries often represent scattering and trapping sites. Figure 1 summarizes the properties of different Si films formed through chemical vapor deposition (CVD) approaches. Among the methods listed in this figure, radiofrequency plasma-enhanced chemical vapor deposition (RF-PECVD) is the most widely used, and can be implemented with highly engineered manufacturing tools. Al-

	Microcrystalline Si					
Amorphous Nanocrystalline				Polycrystalline Si		
Grain s	ize	Ĩ	Ĩ		Ĩ	
0.1 nm	1 nm	10 nm	100 nm	1 µm	10 µm	-
Electron mobility (cm ² V ⁻¹ s ⁻¹)	1		50	300		1500
Hole mobility (cm ² V ⁻¹ s ⁻¹)	0.01		0.2	50		500
Deposition approaches	RF-PEC ECR-PEC	VD VD E	RF-PECVD ECR-PECVD HW-CVD	amo	orphous SPC Si + ELA	;

Figure 1. Grain sizes and carrier mobilities of Si films with various crystallinities grown via dry processes. Abbreviations: RF-PECVD, radiofrequency plasma-enhanced chemical vapor deposition; ECR-PECVD, electron cyclotron resonance plasma-enhanced chemical vapor deposition; HW-CVD, hot-wire chemical vapor deposition; SPC, solid-phase crystallization; ELA, excimer-laser annealing; SLS, sequential lateral solidification.

though relatively high temperatures (i.e., ca. 250 °C) are typically needed to achieve high-quality a-Si films with high hydrogen concentrations (typically on glass substrates), lowtemperature processes have been investigated in recent years to enable direct deposition of a-Si and nc-Si onto plastic substrates.^[11] For example, TFTs fabricated with 50 nm a-Si:H films grown via RF-PECVD at 75 °C on poly(ethylene terephthalate) (PET) substrates show performance comparable to similar devices fabricated on glass substrates, that is, mobilities of ca. $0.4 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ for n-type channels and on/off current ratios of $> 10^5$.^[12] In addition, PECVD films of Si can be easily doped in situ by proper selection of gases for growth.^[13] Films of nc-Si deposited at 150 °C by PECVD excited at radiofrequencies of 80 MHz (much higher than the traditional frequency of 13.56 MHz) exhibit mobilities of 0.06–0.2 cm² V⁻¹ s⁻¹ for holes and ca. 12 cm² V⁻¹ s⁻¹ for electrons in the saturated regimes in TFTs fabricated with these films.^[14] Higher mobilities (e.g., ca. 150 cm² V⁻¹ s⁻¹ for electrons) can be achieved in TFTs fabricated with nc-Si films grown at higher temperatures, for example, around 260 °C, on glass substrates.^[15] Although plastic substrates were not demonstrated, the growth temperature is compatible with certain high-temperature plastics (e.g., polyimide). The PECVD process can also be carried out with microwave radiation at 2.45 GHz. Absorption at this frequency can be enhanced with magnetic fields, resulting in efficient dissociation of the silane precursors. The magnetic field causes the electrons to move in a circular motion (i.e., electron cyclotron resonance (ECR)) at the microwave frequency. This method, also called ECR-PECVD, offers several advantages over RF-PECVD in terms of deposition rate and defect concentration.^[16] In addition to plasmas, thermal energy generated from heated wires can decompose silane molecules to grow a-Si and nc-Si films on both hard and soft plastic substrates.^[17] In this approach, known as hot-wire chemical vapor deposition (HW-CVD), the substrate and decomposition temperatures can be independently controlled. Silicon films grown via this method exhibit properties somewhat worse than those formed by PECVD, in terms of mobility. For example, on PET substrates TFTs fabricated with HW-CVD a-Si films show mobilities (for electrons) of ca. 3×10^{-4} cm² V⁻¹ s⁻¹ in the saturated regime. Devices fabricated with RF-PECVD a-Si films show mobilities of around $0.1 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ for similar deposition temperatures (i.e., 100 °C).^[18]

Transport in films of a-Si and nc-Si grown using these procedures can be improved significantly by transforming them into pc-Si films with techniques such as solid-phase crystallization (SPC), excimer-laser annealing (ELA), or sequential lateral solidification (SLS).^[19] SPC involves the solid-state transformation of the energetically metastable a-Si phase into crystalline Si. Although this process can yield large-grain materials and good performance (e.g., TFTs made of n-type pc-Si films crystallized at 650 °C show mobilities of 64 cm² V⁻¹ s⁻¹ in both linear and saturated regimes^[20a]) in TFTs on flexible steel foils,^[20] the high intragrain defect density can limit the characteristics. Also, the high processing temperatures are not compatible with plastic. A straightforward approach that avoids these limitations involves converting a-Si into pc-Si on a hightemperature substrate (such as glass) and then transferring the resulting pc-Si onto a plastic substrate.^[21] Introducing this type of transfer process, however, complicates the fabrication sequence and thus increases the cost. Another approach uses lasers to heat, on short time scales but to high temperatures, the a-Si to convert it to pc-Si. When implemented with suitably designed thermal buffer layers, this approach can be performed directly on certain plastic substrates, such as polyimide. The two most established laser methods are ELA and SLS. Figure 2A presents a scanning electron microscopy (SEM) image of a pc-Si film formed by ELA, clearly showing grains with characteristic sizes of a few hundred nanometers.^[19] The grain size formed by ELA is usually similar to the laser wavelength, resulting in large grain boundaries (i.e., a high density of defects) in the channel regions of the TFTs. The correlation between grain size and laser wavelength is thought to originate from interference effects in waves scattered at surface protrusions formed as a result of the volume expansion upon lateral solidification.^[22] Larger grains with more controlled and optimized shapes can be achieved with a variant of ELA, known as SLS. This method uses a patterned beam (versus flood irradiation for ELA) to induce lateral crystallization of the melted Si from seeds in neighboring regions that were melted in the previous laser pulse. Briefly,



Figure 2. A,B) SEM images of defect-etched pc-Si films obtained by processing PECVD a-Si layers with different pulsed-laser crystallization techniques: A) ELA; B) line-scan SLS. These images show the different crystalline structures in the pc-Si films. Reproduced with permission from [19]. Copyright 2006 Materials Research Society. C–E) Characterization of TFTs and circuits fabricated with pc-Si films on polyimide substrates obtained by SLS. C) Transfer characteristics of an n-type TFT with channel length and width of 10 and 100 μ m, respectively, measured at V_{DS} = 1 V. D) Microwave evaluation of an n-type TFT (channel length 2 μ m). The unity current gain frequency (f_T) is the frequency at which the current gain passes through unity (0 dB gain). E) Output waveform of a five-stage, complementary metal-oxide semiconductor (CMOS) ring oscillator, fabricated with *n*- and p-type pc-Si films on a polyimide substrate and evaluated at drive bias (V_{DD}) of 15 V. The TFTs have channel lengths of 2 μ m. The frequency is approximately 100 MHz. Adapted with permission from [25]. Copyright 2005 IEEE. F) Transmission electron microscopy (TEM) image of a pc-Si film formed using an a-Si layer deposited from a liquid precursor. The inset shows a high-resolution TEM image. G,H) Electrical characteristics of TFTs fabricated with permission from [27]. Copyright 2006 Nature Publishing Group.

SLS uses an iterative process that involves two (or more) well-defined steps: i) laser irradiation that completely melts the Si in a localized region, resulting in lateral growth of grains that initiate from the periphery of the melted spot; and ii) additional irradiation using spatially translated pulses that melt the Si next to the originally irradiated spot such that the existing grains grow epitaxially to extend the size of the crystalline regions. As a result, SLS always produces grains with much larger sizes, better-controlled shapes, and higher degrees of uniformity compared to ELA.^[23] Figure 2B shows an SEM image of a Si film converted through line-scan SLS, indicating the formation of stripes of crystalline Si with high aspect ratios (i.e., the ratio of length to width),^[19] which, when oriented along the channel in a transistor, can offer high mo-

bility transport. In addition, other microstructures of crystalline Si can be obtained via various SLS schemes, as controlled by the patterns of the laser beams and the sequences of the pulses.^[24] With thermal buffer layers, SLS can generate pc-Si films with quality similar to that shown in Figure 2B on plastic substrates (e.g., polyimide sheets with thicknesses of 10 µm formed on Si wafers).^[25] Figure 2C shows the transfer characteristics of a transistor with a channel length of 10 µm and channel width of 100 µm, fabricated with n-type pc-Si film on polyimide. The mobility (for electrons) and threshold voltage ($V_{\rm th}$) for this device are 191 cm² V⁻¹ s⁻¹ and 1.1 V, respectively. Microwave measurements indicate unity current gain frequencies ($f_{\rm T}$) as high as 257 MHz for transistors with channel lengths of 2 µm (Fig. 2D). Because a-Si films can be easily



REVIEW

doped in situ during deposition by controlling the feed gases, p-type metal-oxide semiconductor (PMOS) field-effect transistors made of pc-Si films can also be fabricated. Such devices on polyimide sheets also display good performance: mobility (for holes) of 45 cm² V⁻¹ s⁻¹, V_{th} of -13.9 V, and f_{T} of 184 MHz for devices with channel lengths of 2 µm. Integrating n- and p-type devices generates flexible complementary metal-oxide semiconductor (CMOS) inverters and more complex circuits. Figure 2E shows output waveforms from a five-stage CMOS ring oscillator (with device channel lengths of $2 \mu m$) with an oscillation frequency of ca. 100 MHz. Similar procedures can also be carried out on bendable steel foils to yield pc-Si TFTs with comparable performance.^[26] Steel foils are attractive in this case because they do not require the thick thermal buffer stacks that are needed with plastic. They have the disadvantages that, compared with certain plastics, they are relatively expensive; they are not lightweight; they require specialized processing and conformal coatings to generate smooth surfaces; they are opaque, which, for example, prevents their use in backlit displays; and they are conductive, which leads to parasitic capacitance that can limit high-speed performance.

Although CVD techniques currently provide the most effective and versatile approaches to depositing Si, solutionprinting techniques could be valuable as low-cost alternatives. Recent work shows, for example, that solutions of polysilanes formed by photopolymerization of cyclopentasilane (CPS) dissolved in a mixed solvent of CPS and toluene, referred to as liquid Si, can generate a-Si as well as pc-Si films.^[27] The fabrication in this case begins with spin-casting a film of this liquid Si. Prebaking drives the volatile solvent components (CPS and toluene) out of the film. The Si-Si bonds in the polysilane start to break at temperatures near 280 °C, and a fraction of the polysilane is released as SiH₂ and SiH₃. At higher temperatures (i.e., ca. 300 °C) the Si-H bonds break and Si atoms start to polymerize, resulting in the formation of a 3D a-Si network. Bottom-gate TFTs fabricated with a-Si films generated in this manner and further baked at 540 °C for 2 h exhibit mobilities (for electrons) of only 10^{-3} – 10^{-4} cm² V⁻¹ s⁻¹, which is three or four orders of magnitude smaller than that of a-Si obtained through PECVD. The poor mobility can be attributed to the low concentration of hydrogen (0.3%) in a-Si films formed at 540 °C, which leads to appreciable quantities of dangling bonds that frustrate transport. Although spin-coated films baked at 300 °C or lower contain more than 20 % hydrogen, they are not completely transformed into a-Si and can be easily oxidized in air. The a-Si films can, however, be laser-annealed (308 nm XeCl excimer) to convert them into pc-Si. The transmission electron microscopy (TEM) image in Figure 2F shows the polycrystalline nature of films produced in this manner. Figure 2G compares the transfer curves of TFTs (with the same geometry) built with pc-Si films formed by laser annealing of a solution-cast film of a-Si and one formed by conventional CVD. The mobilities (for electrons) of devices that use the solution-deposited a-Si are as high as $108 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$, slightly lower than those that used CVD a-Si. Figure 2H plots the current–voltage $(I_{DS}-V_{DS})$ curves of a typical TFT at different gate voltages (V_{GS}) . Solution processing is interesting because it allows films of a-Si to be printed, for example, through ink-jet nozzles. The thickness variations associated with such printed films, however, lead to poor properties in the laser annealed films (Fig. 2G). Obtaining uniform films, and optimizing the physical properties of the liquid precursor, such as its stability in an ambient environment, its viscosity, vapor pressure, and surface tension, represent areas for future work. In addition, the relatively high temperatures (e.g., 540 °C) needed to form the a-Si may prevent this method, in its current form, from being used with plastic substrates.

3. Films of Transparent Oxides

Oxides of transition metals, such as ZnO and its derivatives, provide another class of inorganic semiconductor for largearea electronics. These oxides are usually transparent in the visible owing to their large bandgaps of >3 eV. This optical property, when combined with transparent conductors and dielectrics, allows unusual applications, such as invisible electronics for heads-up displays on windshields or cockpit enclosures. Such oxide thin films, with properties suitable for TFTs, can be formed on both inorganic and plastic substrates by either gas-phase deposition or solution processes. The mobilities that can be achieved using the processes described in the following sections are in the range of ca. $1-70 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ with typical values of approximately 10 cm² V⁻¹ s⁻¹.

3.1. ZnO Films Deposited From the Gas Phase

Radiofrequency magnetron sputtering^[28] and pulsed-laser deposition^[29] are the most commonly used techniques to form films of ZnO for device applications. In a typical process, ZnO removed from a solid target by use of these methods deposits on the surface of a substrate, usually at or near room temperature, in a vacuum chamber. An appropriate pressure of O₂ helps to eliminate defects (i.e., oxygen vacancies). Similar deposition techniques can also grow doped ZnO films with high conductivities, suitable for use as electrodes, by using targets that consist of mixtures of ZnO and dopants (e.g., Al₂O₃ and Ga₂O₃).^[28] ZnO films formed in this way crystallize into grains with sizes in the range of several nanometers to tens of nanometers, resulting in surface roughness of several nanometers (see the typical SEM image shown in Fig. 3A).^[30] This roughness can be important, depending on the device layout, because it can frustrate the use of (nonconformal) thin-film dielectrics (<10 nm) and it can degrade transport characteristics.^[31] Increasing the substrate temperatures and/or post-thermal-annealing treatments can increase the grain size, which, in turn, can enhance device performance.

Figure 3B shows the geometry of some transparent TFTs fabricated with a ZnO film deposited at room temperature.^[32]



Figure 3. A) SEM image of a ZnO film deposited by radio frequency magnetron sputtering, showing the polycrystalline characteristics of the film. Reproduced with permission from [30]. Copyright 2005 Elsevier B.V. B) Geometry, C) optical, and D) electrical characterization of transparent TFTs fabricated with ZnO films as the semiconductor. Adapted with permission from [32]. Copyright 2004 Elsevier B.V. E,F) Atomic force microscopy images of assembled films formed by spin-casting dispersions of ZnO nanospheres and ZnO nanorods, respectively. G,H) Electrical characteristics of TFTs fabricated with films shown in (E,F). (G) and (H) correspond to the films of ZnO nanospheres and nanorods, respectively. Reproduced with permission from [39]. Copyright 2005 American Chemical Society.

In this case, a glass slide coated with an indium tin oxide (ITO) layer (100 nm thick) as a gate electrode provides a substrate on which a film of silicon oxynitride (SiO_xN_y; 200 nm thick) as the gate dielectric and a semiconducting film of ZnO (150 nm thick) are sequentially deposited via radiofrequency magnetron sputtering at room temperature. Films of Ga-doped ZnO (GZO; 100 nm thick) patterned by a lift-off process define the source and drain electrodes. These processes yield transparent TFTs with channel lengths and widths of 40 and 200 µm, respectively. The transparency of the materials (including the glass substrate of 1.1 mm thickness), as well as the TFTs in a spectral range of 300-1500 nm, are shown in Figure 3C. The average transmittance in the visible region is as high as 84% for the TFTs. The comparison in Figure 3C indicates that transmission losses due to the ZnO TFTs (vs. the pristine glass substrate with ITO layer) are negligible (ca. 4%). The inset shows a glass substrate $(5 \times 5 \text{ cm}^2)$ covered by arrays of ZnO TFTs, through which an underlying logo is clearly visible. Electrical measurements indicate enhancementmode n-type operation of these devices. Figure 3D presents a transfer curve from a typical transistor in the saturation regime (i.e., $V_{DS} = 10$ V). The mobility (for electrons) and $V_{\rm th}$ of this device are ca. 70 cm² V⁻¹ s⁻¹ and 1.8 V, respectively. The on/off current ratio is 5×10^5 . Results of initial studies indicate that these devices are stable in an ambient environment.^[33] In addition, p-type ZnO can be grown by doping the intrinsic n-type ZnO films with phosphorus (e.g., P2O5)[34] or arsenic (e.g., Zn₃As₂).^[35] The availability of both nand p-type ZnO enables the possibility of transparent CMOS circuits. Although all the reported devices are on rigid substrates, for example, glass and Si wafers, devices on plastic substrates might be possible because the materials can be deposited at low temperatures. Using pulsed-laser deposition, polycrystalline ZnO films (with grain size of 17 nm) have been successfully deposited on a flexible polyimide sheet, but no device results were reported.^[36]



3.2. ZnO Films Spin-Cast From Colloidal Solutions

ZnO films can also be formed by spin-coating solution suspensions of ZnO nanocrystals in the form of chemically synthesized and functionalized spheres or rods. Control over reaction conditions and recipes allows the dimensions, shapes, and compositions of ZnO colloids to be selected over a wide range.^[37,38] High-concentration (>50 mg mL⁻¹) suspensions of colloidal ZnO are generally desired, and can be achieved by attaching long-chain surfactant molecules to the ZnO surfaces. For example, ZnO nanoparticles with diameters of ca.6 nm and nanorods with widths and lengths of 10 and 65 nm, respectively, and chemically modified with butylamine (with a low boiling point of 78 °C) can be dispersed in chloroform at concentrations of ca. 90 mg mL⁻¹. Spin-casting them onto SiO₂(300 nm)/Si wafers with prepatterned interdigitated Cr(3 nm)/Au(12 nm) source and drain electrodes form ZnO TFTs where the SiO_2 and Si provide the gate dielectric and the gate, respectively.^[39] Annealing these devices at 230 °C in forming gas (N₂/H₂ of 95:5 v/v) for 30 min increases their stability and performance. Figure 3E and F shows atomic force microscopy (AFM) images of films of ZnO nanospheres and nanorods. These data reveal close-packed assemblies of spheres and in-plane aligned arrays of rods. The alignment and relatively large size of the nanorods, compared with the nanospheres, reduces the effective number of interfaces in the channel. Figure 3G and H compares the electrical characteristics (i.e., transfer curves in both linear and saturated regimes) of TFTs formed with films of ZnO nanospheres and nanorods, respectively. In both cases, the devices exhibit n-type transistor behavior. The mobilities of nanosphere TFTs extracted from the plots (Fig. 3G) are 2×10^{-4} cm² V⁻¹ s⁻¹ in the linear regime and 4×10^{-4} cm²V⁻¹s⁻¹ in the saturated regime, while the linear and saturated mobilities for nanorod TFTs are 0.01 and $0.02 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$, respectively (Fig. 3H). The performance can be improved by further post-deposition processes, that is, hydrothermal growth in an aqueous solution of zinc nitrate and ethyldiamine at 90 °C. These procedures increase the mobilities of the nanorod TFTs to 0.2 and 0.6 $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ in the linear and saturated regimes, respectively. These characteristics are, of course, much worse than those obtained with sputtered films, but are nevertheless interesting owing to the compatibility of solution-based techniques with low cost, large-area deposition.

3.3. Films of ZnO-Based Binary and Ternary Oxides

ZnO can crystallize with other materials, such as In_2O_3 , Ga_2O_3 , and SnO_2 , to form binary or ternary oxides that are transparent and offer high mobility. An example is single-crystalline $InGaO_3(ZnO)_5$ (IGZO) films, which can be epitaxially grown on (111) single-crystal yttria-stabilized zirconia (YSZ) substrates, with mobilities as high as ca. 80 cm² V⁻¹ s⁻¹ reported for TFTs fabricated using them.^[40] Although such results are not directly relevant to the scope of this Review,

recent reports indicate that amorphous IGZO films with good properties can be formed on plastic substrates at room temperature.^[41,42] In these systems, as well as for other amorphous oxide semiconductors containing post-transition-metal cations (e.g., ZnO:In^{III}), degenerate band conduction and large mobility are possible. Such behavior is different to that of amorphous covalent semiconductors, such as Si, in which carrier transport is controlled by hopping between localized tailstates and band conduction is not achievable. The conduction band minimum (CBM) in typical wide-bandgap oxide semiconductors (e.g., ZnO) is mainly composed of unoccupied metal *n*s orbitals (*n* denotes the principal quantum number), which can directly overlap neighboring metal ns orbitals to generate carrier-transport pathways. In addition, ns orbitals with large principal quantum numbers (i.e., n > 4) lead to greatly dispersed CBM, which in turn leads to high electron mobility if the carrier relaxation times are not significantly different between the constituent materials.^[43] As a result, amorphous oxide semiconductors can exhibit Hall-effect mobilities similar to those of their corresponding crystalline phases, even when grown at low temperatures. Figure 4A summarizes the Hall mobility (μ_{Hall}) and carrier concentration (N_e) for films of In₂O₃-Ga₂O₃-ZnO systems deposited by pulsed-laser deposition at room temperature.^[41] The results clearly show that high mobility (>10 cm² V⁻¹ s⁻¹) can be achieved in amorphous oxide systems, i.e., In₂O₃-Ga₂O₃ (a-IGO), Ga₂O₃-ZnO (a-GZO), In₂O₃-ZnO (a-IZO), and In₂O₃-Ga₂O₃-ZnO (a-IGZO).

Figure 4B shows the layout of TFTs fabricated with a-IGZO on a PET substrate. In this top-gate configuration, high-k Y_2O_3 (with dielectric constant of ca. 16; k = dielectric constant) and ITO serve as the gate dielectric layers and electrodes, respectively. Figure 4C shows a photograph of a PET sheet with an array of a-IGZO TFTs, laminated on a cylindrical surface (with a radius of 30 mm) for probing, illustrating the transparency and mechanical bendability.^[42] The devices also exhibit good electrical performance when operated at room temperature. Figure 4D shows a series of I-Vcurves from a TFT with the geometry shown in Figure 4B, recorded at various gate biases in air. The thicknesses of the layers of a-IGZO, Y₂O₃, and ITO are 30, 170, and 40 nm, respectively.^[41a] The channel length and width of the transistors are 50 and 200 µm, respectively. The data indicate enhancement-mode, n-type behavior. Both the linear and saturation values of mobility are ca. 10 cm² V⁻¹ s⁻¹. The transfer characteristics (Fig. 4E) show on/off current ratios of ca. 10⁶. In this case, the off current is dominated by gate leakage (I_{GS}) , associated with the moderate quality of the low-temperature Y_2O_3 layer. The V_{th} and subthreshold slope $(S = dV_{GS}/dlog | I_{DS} |)$ are +1.3 V and ca. 240 mV/decade, respectively, at $V_{DS} = 2$ V. Devices on PET substrates continue to operate when bent to radii of curvature radius as small as 30 mm (Fig. 4C), with only slight (10-15%) reductions in mobility.

Transparent TFTs of this type are promising for a range of applications, such as backplanes for backlit liquid-crystal dis-

ADVANCED MATERIALS

Ð

/GS





Figure 4. A) Room-temperature Hall mobility and carrier concentration as function of chemical compositions of the a-IGZO system. Values outside and inside parentheses show Hall mobility and carrier concentration in units of cm² V⁻¹ s⁻¹ and 10¹⁸ cm⁻³, respectively. B) Geometry of transparent TFTs fabricated with a-IGZO films on plastic PET sheets. C) Photograph of a flexible transparent TFT sheet bent to a radius of 30 mm. The TFT sheet is fully transparent in the visible spectral regime. D,E) Electrical characteristics of typical transparent TFTs using a-IGZO on flexible plastic substrates Panels (A), (D), and (E) reproduced with permission from [41a]. Copyright 2006 The Japan Society of Applied Physics. Panels (B) and (C) adapted with permission from [41b]. Copyright: 2004 Nature Publishing Group. F,G) Characterization of active-pixels composed of transparent TFTs using a-ZTO and OLEDs: dependence of luminance on the operating voltage (V_{op}) at different gate voltages (V_{CS}) applied to the switching transistor (F), and photograph of an active pixel in the "on" state (i.e., $V_{CS} = 4$ V) (G). Adapted with permission from [44].

plays and for certain types of organic light-emitting diodes (OLEDs). This latter possibility has been demonstrated with

TFTs consisting of zinc tin oxide (ZTO; 60 nm thick) as the semiconductor, ITO $(R_{\text{sheet}} = 8 \Omega/\text{square})$ as the gate electrode, Al₂O₃/TiO₂ (ATO; 220 nm thick) as the gate dielectric, and Al-doped ZnO (AZO; $R_{\text{sheet}} = 8 \Omega/\text{square}$) as the source and drain electrodes.^[44] The devices show mobilities (for electrons) of $11 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ in the saturated regime, on/off current ratios of 10⁵, and transmittance > 80% in the visible range. The OLEDs consist of sequentially deposited electron-injection-enhancement layers, bilayers of hole- and electrontransport hosts, hole-transport layers, hole-injection layers, and ITO anode layers, integrated directly with the TFTs (further fabrication details are given by Görrn et al.^[44]). Figure 4F shows an equivalent circuit of this hybrid inorganic-organic system and a set of luminance–operation voltage (V_{op}) curves at different gate voltages, indicating good modulation of the OLED emission. Figure 4G presents a photograph of a substrate consisting of ten transparent active-pixel devices, which sit on a background of a seal logo. These kinds of capabilities can be important for many applications, although the processing approaches, in their current form involve temperatures (ca. 350 °C) that are too high for most plastic substrates. Most recently, thin films of In₂O₃ combined with self-assembled thin organic dielectric layers have been used to fabricate transparent transistors with high performance: mobilities of $> 120 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ and a low operation voltage of ca. 1.0 V.^[45]

4. Films of Chalcogenides

Chalcogenide compounds, including sulfides, selenides, and tellurides, are classes of semiconductors that have been used for transistors and other devices since the early days of solid-state electronics. In fact, the first TFT, demonstrated by Weimer in 1962, was fabricated with a thin film of polycrystalline CdS in a structure similar to that of metal-semiconductor field-effect-transistors

(MESFETs).^[46] Furthermore, the first AMLCD reported by Brody et al. in 1973 used CdSe-based TFTs as the pixel



switches.^[47a] Chalcogenide TFTs were successfully fabricated in the 1970s on not only rigid glass slides but also flexible plastics (e.g., Mylar films and Kapton strips) and certain types of paper.^[47b,c] The emergence of MOSFETs and integrated circuits based on crystalline Si technology caused a decline in these development activities. The emergence of nanoparticle and nanowire versions of chalcogenides has led to a re-examination of these materials for transistor applications, particularly in fields such as large-area or flexible electronics, where silicon-wafer-based electronics cannot be used easily. This section summarizes some examples of TFTs fabricated with thin films of chalcogenide quantum dots (spin-cast from solutions) as well as crystalline layers derived from liquid precursors.

4.1. Films of Chalcogenide Nanocrystals

In one of the earliest reports of chalcogenide nanocrystals used in TFTs, a pyridine solution of CdSe particles (average size <2 nm, without any organic capping layers),^[48] formed a semiconducting film between source and drain electrodes (i.e., Cr/Au stacks) on a Si wafer (gate electrode) covered with a layer of SiO₂ (gate dielectric). Baking on a hotplate at temperatures of between 150 and 350 °C removed the solvent and caused the nanocrystals to coalesce (or sinter), forming grains with dimensions of up to 15 nm comparable to those in vapor-

deposited CdSe TFTs.^[49] Devices baked at 350 °C for 1 h showed mobilities of ca. 1 $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ in the linear regime. As an alternative to this type of glassy deposit, careful control over the size distributions of the nanocrystals and the deposition conditions can lead to films that consist of superlattice nanocrystal solids. In particular, recent reports demonstrate the formation of close-packed PbSe nanocrystals (Fig. 5A), encapsulated with a layer of oleic acid, as semiconductors for TFTs.^[50] The PbSe nanocrystal films are initially insulating because of the ca. 1.5 nm insulating oleic acid layers. Treating the PdSe films with a 1.0 M solution of hydrazine in acetonitrile increases the conductance of the film by approximately ten orders of magnitude and allows current through the films to be modulated by voltage applied to the gate, in behavior typical of an n-type field-effect transistor. Figure 5B shows the transfer characteristics. Analysis of devices with 8 nm diameter nanocrystals indicates mobilities of ca.0.4 and ca. 0.7 cm² V⁻¹ s⁻¹ in the linear and saturated regimes, respectively. The mobility increases with nanocrystal size, with a peak value of ca. $0.95 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ for 9.2 nm nanocrystals. The transport behavior of charges in an array of nanocrystals separated by insulating capping molecules depends on various parameters: the energy levels of adjacent nanocrystals (i.e., site energies, a), exchange coupling energy between the nanocrystals (β), and the Coulomb charging energy of the nanocrystal array (E_c). Both the dispersion of site energies (Δa) and the



Figure 5. A) TEM image of an array of 8 nm PbSe nanoparticles. B–D) Electrical characteristics of TFTs formed with close-packed PbSe nanoparticle films, treated with hydrazine (B), followed by vacuum treatment or mild heating (C), or complete desorption of hydrazine (D). The devices behaved in n-type, ambipolar, and p-type mode, respectively. Adapted with permission from [50]. Copyright 2005 American Association for the Advancement of Science. E,F) TEM images of cross sections of devices fabricated with films of 5(0.5) nm SnS_{1.8(1)} and 4.2(0.5) nm SnS_{1.4(1)}Se_{0.5(1)}, respectively. G,H) Electrical characteristics of the transistor shown in (F) with channel length and width of 14 and 250 μ m, respectively. The transfer curves were measured in the saturated regime, i.e., V_{DS} = 85 V. Adapted with permission from [54]. Copyright 2004 Nature Publishing Group.



value of $E_{\rm c}$ relative to β are important for efficient charge transport.^[51] Treating the films with hydrazine produces activated films, in which the hydrazine replaces the long-chain oleic acid capping ligands to decrease the interparticle distances, thereby increasing the value of β . The replacement of capping ligands also increases the dielectric constant of surrounding medium (from $\varepsilon \approx 2$ for oleic acid to $\varepsilon \approx 52$ for hydrazine), and thus substantially reduces $E_{\rm c}$. These changes facilitate transport in the PbSe nanocrystal solid. Interestingly, vacuum treatment or mild heating (up to 100 °C) of activated PdSe films switches their conductivity from n-type (Fig. 5B) to ambipolar (Fig. 5C) and finally, to p-type (Fig. 5D). The p-type devices exhibit mobilities (for holes) of 0.12 to $0.18 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ in the saturated regime. Switching the transport type from electron to hole is reversible upon treatment with hydrazine. The n-type behavior may possibly result from charge transfer from the hydrazine, as observed for carbon nanotubes.^[52] Additional thermal annealing of the activated PdSe nanocrystal films at elevated temperatures, for example, 200 °C, combined with exposure to hydrazine, again yields mobilities (for n-type devices) of as high as ca. 2.5 cm² V⁻¹ s⁻¹ in the linear regime. This type of tunability in carrier transport might be useful for the fabrication of CMOS circuits.

4.2. Films of Chalcogenides Derived From Liquid Precursors

Hydrazine can be used as a solvent for mixtures of chalcogenides and chalcogens to form solution-phase precursors, which can be processed by low-cost, nonvacuum techniques, such as spin-casting and ink-jet printing.^[53] For example, adding SnS2 with an excess of S to hydrazine generates a solution of $(N_2H_5)_4Sn_2S_6$ (a precursor of SnS_2) that can crystallize out upon evaporation of the hydrazine. At elevated temperatures, this dried precursor (i.e., (N₂H₅)₄Sn₂S₆) decomposes endothermally, followed by a second broad exothermic process. Further heating leads to condensation of the chalcogenide dimer anions (i.e., $Sn_2S_6^{4-}$) into extended chalcogenide frameworks. Annealing can remove any remaining hydrazine and chalcogens to yield highly crystalline chalcogenide films.^[54] Therefore, spin-casting of the precursor solution followed by thermal annealing can generate high-quality thin films of SnS₂ for fabricating TFTs. Figure 5E shows a cross-sectional TEM image of a device built with a ca. 5 nm thick $SnS_{1.8(1)}$ film, showing a continuously crystalline region. The ratio (i.e., 1.8 ± 0.1) between Sn and S, as determined by medium-energy ion scattering (MEIS), is close to the ideal stoichiometric ratio, that is, 2. Thin films of ternary chalcogenide can be produced from precursors formed by dissolving two binary chalcogenides with the same cations and different anions in hydrazine with the addition of an excess of chalcogens. Figure 5F shows a TEM image of 4.2 nm film of $SnS_{1,4(1)}Se_{0,5(1)}$ derived from a precursor formed by dissolving 14 mg SnS₂, 8 mg SnSe₂, and 6 mg S in 1.9 mL hydrazine.^[54] Figure 5G and H present the electrical characteristics of a TFT (channel length and width of 14 and 250 µm, respectively) fabricated with the film shown in Figure 5F, indicating n-type, enhancement-mode behavior. The transistor exhibits mobilities of 2.4 and 12.0 cm² V⁻¹ s⁻¹ in the linear and saturated regimes, respectively, and an on/off ratio of $> 10^6$. The operating voltage can be decreased by increasing the capacitance of the dielectric and by optimizing the contacts to the semiconductor.^[55] p-Type transistors from this kind of solution precursor can be obtained by partial substitution of the main group metal cations of the chalcogenides with transition metals (e.g., CuInSe₂).^[56]

5. Films of Assembled Nanowires Formed via Chemical Synthetic Techniques

Single-crystalline nanostructures, for example, nanowires and nanoribbons, formed from inorganic semiconductors are of great interest for TFTs because they provide monocrystalline transport pathways, and an associated potential for high performance. For instance, single-crystalline Si nanowires show transport properties that are similar to those of bulk materials.^[57] A wide range of chemical synthetic approaches (commonly referred to as bottom-up techniques), including both gas-phase methods known as vapor-liquid-solid processes (VLS),^[58] and liquid-phase methods known as solution-liquid-solid processes,^[59] are available to generate nanowires of various materials (e.g., Si, Ge, III-V compounds, and II-VI compounds and oxides). A large number of publications reviews these synthetic approaches.^[60] The present article focuses only on the formation of effective thin films of these materials and their use in TFT channels.

Fully dense monolayers of aligned nanowires/nanoribbons with uniform end-to-end registry represent ideal configurations for transistor applications. Sub-monolayers leave some fraction of the channel unpopulated with semiconductor material, resulting in low current outputs per physical width of the channels. Multilayer films can lead to nonuniform coverage, unwanted surface topography, and percolation transport pathways. Typically, chemically synthesized nanowires/nanoribbons are dispersed in appropriate solvents before integration into devices, although there are some examples in which these elements grow directly in the device structures.^[61] In principle, generating organized arrays from disorganized suspensions requires external forces (e.g., shear forces, mechanical pressures, electrical fields, and magnetic fields) to overcome Brownian motion and to introduce well-defined order. Some of the processes that have been demonstrated for this purpose can be carried out on a wide range of substrates, including plastic. For instance, flow of a nanowire suspension through microfluidic channels can align nanowires of various materials.^[62] In this case, shear flows orient the wires parallel to the flow direction. The flow rate controls the degree of alignment, and the deposition time and concentration determine the coverage of nanowires (i.e., density, measured in terms of average separation, of nanowires). This approach works on small scales with sparse arrays; scale-up to large



areas, dense arrays, and high throughput represent challenges that are being addressed by current research. An alternative approach uses Langmuir-Blodgett (LB)-type techniques in which nanowires on the water/air interface form nematic liquid crystal type structures under applied pressure.^[63] In this process, the surfaces of the nanowires are first modified with surfactant molecules that have hydrophobic heads facing the water. The repulsive interaction between these hydrophobic groups and the water molecules lifts the nanowires to the water/air interface. A force is then applied to squeeze the nanowire film floating on the water surface. Once the surface pressure reaches a critical value, the nanowires rotate perpendicular to the pressure to create aligned arrays. These arrays can be transferred to a target substrate for further applications. In a third approach, electric and/or magnetic fields applied to a drying suspension of wires with suitable response to these external fields create aligned assemblies. For example, the interaction between an induced polarization in a nanowire and an applied electric field tends to align the wire parallel to the field direction.^[64] Similarly, applied magnetic fields can concentrate and align ribbons or wires that are coated with a ferromagnetic material (such as Ni).^[65] In this case, the Ni stripes can also serve as electrodes for TFT fabrication. Ni can form a silicide with Si to generate ohmic contacts.^[66] Although these types of assembled films provide an attractive class of channel material, the throughput, degree of alignment, end-to-end registry, and uniformity must be considered for realistic applications.

A relatively recent report described the use of films of aligned nanowires of p-type Si and nanoribbons of n-type CdS, both synthesized via the VLS process, as semiconductors for TFTs.^[67] In this case, passing solutions of these elements through microfluidic channels formed between stamps of poly(dimethylsiloxane) (PDMS) and a device substrate (either hard Si wafers or flexible plastic sheets) created the alignment. Figure 6A shows an image of several pieces of polyetheretherketone (PEEK) sheet (125 µm in thickness) coated with assembled p-type Si nanowire films for integration into TFTs. The inset shows aligned nanowires in the channel region (between the source and drain). Electrical measurements (Fig. 6B and C) indicate good device behavior with threshold voltages of ca. 3.0 V, on/off current ratios $> 10^5$, and subthreshold slopes of ca. 600 mV/decade. This performance is maintained in bending tests with bend radii down to ca. 55 mm. Integrating n-type CdS and p-type Si TFTs yields complementary inverters with gains as high as ca.27. More



Figure 6. A) Photograph and B,C) electrical characterization of flexible TFTs fabricated with assembled p-type Si nanowires. In this case, a spin-cast layer of 1–2 μ m thick SU-8 photoresist on a polyetheretherketone (PEEK) sheet of 125 μ m thickness provides a smooth surface for device fabrication. Strips of Cr/Au (10/30 nm) form the gate electrodes, and a 30 nm thick aluminum oxide layer serves as the gate dielectric. Nanowire films are assembled on top of this dielectric. Forming source/drain electrodes of Ti/Au (60/80 nm) completes the fabrication. Adapted with permission from [67]. Copyright 2003 Nature Publishing Group. D–F) Characterization of vertically wrapped nanowire transistors. D) SEM image of nanowire array after forming the wrapped gate. The gate length is ca. 1 μ m. The inset shows a schematic layout of transistors with airbridge drain contacts. Only one wire of the matrix of wires is shown here. E) SEM image and F) $I_{DS}-V_{DS}$ characteristics of a typical device. Adapted with permission from [70]. Copyright 2006 IEEE.



complex circuits, such as five-stage ring oscillators fabricated with p-type Si nanowire films on glass substrates and with oscillation frequencies of up to 11.7 MHz (at supply voltages of 43 V), can be achieved with this approach.^[68] Although the per-wire mobilities can be high (>100 cm² V⁻¹ s⁻¹), a disadvantage of these types of devices is their relatively low level of output current per width (determined from the physical dimensions of the devices), which results from the low to moderate coverage (ca. 3–4%) of nanowires in the channel and their uncontrolled end-to-end registration.

Current levels from nanowire array transistors can be increased by using designs, such as vertical wrap-gated layouts, in which the coverage and registration can be greatly increased compared with the arrays shown in Figure 6A. Devices that use arrays of InAs nanowires with 80 nm diameters (defined by the size of lithographically patterned Au disks) grown epitaxially on appropriate substrates in a chemicalbeam-epitaxy (CBE) system represent one example of this type of design.^[69] These nanowires can be integrated into transistors (metal-insulator-semiconductor field-effect transistors (MISFETs)), shown in the inset of Figure 6D, by suitable processing. The sequence begins with deposition of 60 nm SiN_x as the insulating layer. Sputtering yields a conformal bilayer of Ti/Au for the gate electrode. Exposing the top portions of the wires by wet-etching creates the structure in Figure 6D. Optical lithography and wet-etching define the gate pads and gate fingers. The fabrication ends with the formation of the drain electrode, connected to the wrapped metal layers around the top portions of the wires by use of an air-bridge technology.^[70] Figure 6E shows an SEM image of a typical transistor that incorporates ca.40 nanowires (i.e., the total cross-sectional area of the channel is ca. $0.2 \ \mu m^2$, with a corresponding coverage of only ca. 0.6%). The wire coverage can be increased by increasing the density of the patterned catalysts (e.g., Au disks), resulting in further increases in current. The wafer growth substrate serves as the source electrode. Figure 6F presents the electrical response, which indicates n-type operation in depletion mode. An estimate of the mobility, based on models^[71] traditionally used for nanowire transistors, yields ca. 3000 cm² V⁻¹ s⁻¹. Although this vertical geometry naturally incorporates aligned nanowires with good end-to-end registration, integration for the types of macroelectronics applications discussed here requires further development.

6. Films of Nano-/Microstructures Formed From High-Quality Wafers

Single-crystal semiconductor wafers represent exceedingly well-developed forms of materials technology that are, at the same time, commodity items owing to their widespread use in conventional electronics and optoelectronics. The high levels of purity, surface smoothness, the control over crystallinity, doping concentration and type, and the resulting high carrier mobilities match or exceed those that are possible with current versions of growth techniques for films, nanowires, nanoparticles, or nanoribbons. Nanometer- and micrometer-scale structures—e.g., wires, ribbons, platelets, disks, membranes fabricated from high-quality, bulk wafers can, as a result, provide useful building blocks for high-performance TFTs. This approach was first reported in 2004,^[72] and significant advances have been achieved since that time.^[73–79] This section discusses some aspects of approaches for generating such structures from bulk wafers and for printing them onto plastic and other substrates. Flexible TFTs and simple circuits fabricated with these printed elements provide examples of the levels of performance that can be achieved.

6.1. Fabrication of Nano-/Microstructures

Single-crystalline nano-/microstructures of semiconductors can be fabricated from conventional wafers (referred to as "mother wafers") of these materials through so-called "topdown" approaches (as opposed to the chemical synthetic "bottom-up" approaches described in the previous section) in which lithographic patterning and etching techniques create the desired structures from the near-surface portions of the mother wafers. Semiconductor elements generated in this manner inherit the high materials quality of the mother wafers, which, in turn, enables excellent electrical properties in devices built with them. Two etching strategies have been exploited to produce these kinds of structures, as illustrated in Figure 7. The most straightforward approach involves isotropic selective etching of sacrificial layers of multilayered wafers to release thin semiconductor structures (see Fig. 7A). Examples include Si structures generated from silicon-on-insulator (SOI) wafers and GaAs structures from GaAs wafers with epitaxial layers of AlAs and GaAs (top surfaces), where lithographic steps followed by removal of $SiO_2^{[72-75,80]}$ and AlAs,^[81] respectively, release thin ribbons, platelets, or wires. Figure 7B shows an SEM image of GaAs ribbons with thicknesses of 270 nm, widths of 5 μ m, and lengths of up to several centimeters, indicating their mechanical flexibility, dimensional uniformity, and surface smoothness.

A different class of approach uses similar lithographic steps, followed by anisotropic etching along certain crystalline planes to generate ribbons/wires from conventional bulk wafers in a manner that avoids the high costs associated with wafers that have specialized layered structures. Figure 7C depicts a process for generating Si ribbons from a (111) Si wafer. The first step defines shallow trenches with side walls terminated in (110) planes by lithography and reactive ion etching (RIE). Coating the top surfaces and parts of the side walls of the trenches with thin resists of, for example, SiO₂, Si₃N₄, and Au followed by etching in KOH, an etchant with high etching selectivity along the (110) orientation of single-crystalline Si, generates thin ribbons of Si.^[76] Figure 7D presents an SEM image of structures fabricated in this manner. Thicknesses between several tens and several hundreds of nanometers can be achieved through appropriate control of the processing paΑ

(ii)

Kev:





sacrificial

layer

semiconductor

material for use

Figure 7. Fabrication procedures (A,C,F) that involve the combined use of lithography and wet chemical etching (and dry RIE etching as well) to generate nano-/microstructures of single-crystalline inorganic semiconductors. SEM images of structures (B) GaAs ribbons, D,E) Si ribbons, G) GaAs wires with triangular cross sections) fabricated using this approach.

rameters. The newly formed surfaces of the ribbons exhibit relatively smooth surfaces, that is, surface roughnesses of 0.5 nm, as determined by AFM analysis. More interesting, controlled ripple structures can be sculpted on the surfaces of side walls when the trenches are formed with specialized inductively coupled plasma (ICP)-RIE etching procedures. Processing such wafers according to the steps shown in Figure 7C produces large quantities of ribbons in the form of multilayer stacks (Fig. 7E).^[82] In a related but simpler process, anisotropic etching that yields reverse mesas (i.e., structures with newly formed sidewalls that have an acute angle relative to the original surface of the mother wafer) forms freestanding wires with triangular cross sections. This approach has been applied to III-V compound wafers with top (100) surfaces and zinc blende face-centered cubic lattices. Figure 7F shows GaAs wires formed by anisotropic etching of a GaAs wafer with $1H_3PO_4$ (85 wt %)- $13H_2O_2$ (30 wt %)- $12H_2O$ (V/V/V) with etch mask lines (e.g., photoresist and SiO₂) patterned along the $(0\overline{1}\overline{1})$ crystallographic direction on the surface of a (100) GaAs wafer.^[83] Figure 7G presents an SEM image of GaAs wires with widths of ca. 400 nm formed using SiO₂ (50 nm thick) as the etching mask. The curved configurations of the wires indicate their excellent mechanical flexibility. Careful studies show that roughness (ca. tens of nanometers) on the etched surfaces originates from slight edge roughness and angular misorientation of the resist lines together with intrinsic roughness associated with the etching. In many cases, the ac-

etching resist

layer

tive devices rely only on the top flat surfaces of the wires, and their performance is not adversely affected by the roughness on the etched sidewalls.

6.2. Dry Transfer Printing of Arrayed Nano-/Microstructures

Nano-/microstructures fabricated via the top-down procedures of Figure 7 can be either dispersed in solvents and then assembled on desired substrates using the types of techniques described in Section 5 or, more effectively, they can be designed to retain the positional and orientational order defined by the lithography process through the use of anchors that tether their ends to the original wafer. These ordered wires/ribbons can then be transfer printed onto desired substrates, including plastic sheets, using elastomeric PDMS stamps as transfer elements. Figure 8A illustrates the steps in this type of printing process.^[83a,84] First, placing a piece of PDMS onto the surface of a wafer with patterned patches of wires/ribbons gen-

erates, through the interaction of generalized adhesion forces,^[85] soft, conformal contact. These adhesion forces (or strong chemical bonds formed with appropriately designed surface chemistries) bond the semiconductor nano-/microstructures to the surface of the PDMS (step i). Peeling the PDMS stamp away from the wafer transfers all of the nano-/ microstructures to the stamp (step ii), as the structures break away from the mother wafer at the anchor points. Placing this "inked" stamp against a plastic substrate coated with a thin layer of adhesive (e.g., epoxy resins or photocurable polymers), activating the adhesive (e.g., curing the polymer), and then peeling back the stamp completes the printing (step iii). In a related approach, control of the peel rate enables transfer without adhesives.^[86] The printed arrays of semiconductor nano-/microstructures can be processed into TFTs through traditional photolithography and deposition of other materials (e.g., dielectrics and metal electrodes) that are compatible with the plastic substrate. If high-temperature processing (e.g., annealing of ohmic contacts for GaAs,^[77] doping of Si,^[74] growth of thermal oxides on Si) is required, then those steps can be carried out on the wafer before transfer (or even before fabrication of the nano-/microstructures). By repetitive printing in a step-and-repeat fashion, it is possible to create devices that cover areas on the plastic substrate that are much larger than the size of the mother wafer (see the right column of Fig. 8A).^[84] A patterned PDMS stamp (e.g., with patterned posts or with patterned surface chemistries) can pick up wires/



Figure 8. A) Schematic illustration of steps for transfer printing nano-/microstructures generated with the procedures of Fig. 7 onto plastic substrates using PDMS stamps with flat (left column) and patterned (right column) surfaces. The continuous semiconductor layers represent the arrays of wires/ribbons. B,C) Optical images of the patterned patches of arrays of silicon ribbons on polyurethane/PET sheets printed with PDMS stamps through the processes shown in (A). Adapted from [84].

ribbons from selected areas. The remaining nano-/microstructures on the mother wafer can be printed in subsequent steps. Figure 8B shows a PET sheet $(15 \times 15 \text{ cm}^2)$ covered with patterned patches of Si ribbon arrays, transferred by using an $8 \times 8 \text{ cm}^2$ PDMS stamp multiple times and a mother wafer much smaller than the PET substrate. PDMS stamps can be fabricated with any desired layout by use of soft lithographic casting and curing procedures.^[87] For example, the inset of Figure 8C shows a pattern of printed Si ribbons that form the text "DARPA MacroE" constructed using a stamp and a flexible PET substrate. The enlarged image (i.e., the letter 'A') shown in Figure 8C indicates the high fidelity of the printing technique.

6.3. Si TFTs on Plastic Substrates

Printed arrays of single-crystal wires/ribbons can serve as active materials for high-performance electronic devices, for which some, all, or none of the processing is performed on the mother substrate. The ability to separate, in this manner, hightemperature growth and processing from the final device substrate (e.g., low-temperature plastic) is a key feature of this approach. Figure 9A shows an optical image of a polyimide sheet (with a thickness of 25 µm) covered with an array of TFTs fabricated with printed Si ribbons (290 nm thick) where the contact-doped regions are defined on the mother wafer.^[75] The adhesive layer for the transfer is a liquid precursor to polyimide, that is, polyamic acid, which is converted into electronicgrade polyimide by baking. The dielectric material is SiO₂ grown by PECVD at relatively low temperature (e.g., ca. 250 °C). Source, drain, and gate electrodes use Cr/Au (5/100 nm) deposited by electron-beam evaporation. Figure 9B and C show a top- and cross-sectional view of an as-fabricated Si-ribbon TFT, respectively. These transistors exhibit electrical behavior similar to that of similar devices fabricated on the mother wafers. Figure 9D presents the source-drain current from a transistor with channel length (L_c) of 9 µm, a channel overlap distance (L_0) of 5.5 µm, and a channel width (W_c) of 200 µm as a function of the drain voltage, for different gate voltages. Figure 9E presents transfer curves from devices with different channel lengths. The mobilities extracted from these types of devices in the linear regimes are as high as ca. 500 cm² V⁻¹ s⁻¹. Figure 9F presents microwave measurements on a transistor with $L_c = 2 \mu m$, $L_{\rm o} = 1.5 \ \mu \text{m}$, and $W_{\rm c} = 200 \ \mu \text{m}$. The $f_{\rm T}$ is ca. 515 MHz, at gate and drain biases of 2 V. The frequency is, as expected, highly dependent on L_c and L_{0} . Figure 9G compares the measured (filled) and calculated (open) $f_{\rm T}$ values for devices with

different L_c and L_o , indicating reasonable agreement between them (the measurements do not involve de-embedding). Although higher-frequency operation is possible by reducing L_c and/or L_o , this approach is not attractive for many macroelectronic systems because it requires high-resolution lithography, which can be difficult to achieve in a cost-effective manner on large area, plastic substrates. By contrast, MESFET devices made of GaAs wire/ribbons can offer high speeds even with coarse patterning resolution and limited capacity for overlay registration, the latter of which is of particular advantage for





Figure 9. A–C) Images and D–G) electrical characteristics of transistors fabricated with Si ribbons on polyimide substrates. PEO stands for the SiO_2 layer grown by PECVD. Adapted with permission from [75]. Copyright 2006 IEEE.

plastic substrates because they often do not show good dimensional stability over large areas. The next section discusses such devices.

6.4. GaAs TFTs on Plastics

MESFET type TFTs with geometries shown in Figure 10A on plastic substrates can be fabricated with printed GaAs ribbons (or wires) that incorporate integrated ohmic contacts. Figure 10B presents an image of a thin polyurethane sheet (with thickness of ca. 7 μ m) with an array of TFTs, fabricated using GaAs ribbons shown in Figure 7B. Each ribbon consists of bilayers of 150 nm semi-insulating GaAs (SI-GaAs) and 120 nm n-GaAs (carrier concentration 4.0×10^{17} cm⁻³), on which ohmic source–drain electrodes are formed by annealing metal stacks, that is, 70 nm AuGe/10 nm Ni/70 nm Au, at 450 °C for 1 min in an atmosphere of N₂. Schottky gate electrodes are formed by directly depositing 75 nm Cr/75 nm Au. Wrapping these devices around a glass rod with a diameter of 7 mm indicates their level of flexibility (Fig. 10B). The device performance exhibits only a relatively minor change

 $(<\approx 15\%)$ with bending. In practice, the mechanical fragility of thin GaAs ribbons (compared to Si ribbons) demands extreme care in the transfer printing. TFTs can also be formed with relatively thick GaAs wires (width of ca. $1-2 \mu m$), which exhibit higher resistance to fracture.^[77,78] Figure 10C shows an image of a 2×2 cm² PET sheet of transistors formed with ca. 1.8 µm thick GaAs wires. Each device incorporates 10 parallel wires, as shown in the inset of Figure 10C. Figure 10D shows electrical characteristics of a transistor with a gate length of 2 µm. The response is consistent with n-type depletion mode operation of similar MESFETs fabricated on the mother wafer. The inset of Figure 10D presents the transfer curves recorded with different gate voltage sweep directions, illustrating the low level of hysteresis. The on/off current ratios in the saturated regime (i.e., $V_{DS} = 4$ V), as evaluated from averaged measurements on many devices, are ca. 10⁶ and the pinch-off voltages in the linear regime (i.e., $V_{\rm DS} = 0.1$ V) are -2.7 V. Although the device mobility was not extracted from these data, the value is expected to approach the intrinsic mobility of GaAs for electrons, that is, ca. 8500 cm² V⁻¹ s⁻¹.

Microwave measurements can be performed on devices that use a layout as shown in the inset of Figure 10E. Each unit of the test structure contains two identical TFTs with gate lengths of 2 µm, channel lengths of 50 µm, and channel widths of 150 µm with a common gate. The corresponding probing pads match the layout of the high-speed probes. The $f_{\rm T}$ is 1.55 GHz, consistent with a simple calculated result (1.68 GHz).^[78] The gate length, of course, plays an important role in determining the operating frequencies of the devices. Figure 10F compares the measured (symbols) and calculated (dashed line) $f_{\rm T}$ values of GaAs-wire TFTs with different gate lengths and channel lengths of 50 µm on PET substrates. The results suggest that $f_{\rm T}$ can be increased significantly by reducing the gate length to approach operating frequencies that are suitable for large active antennas operating in the UHF regime, even the S-band.

6.5. Evaluation of the Mechanical Bendability of TFTs on Plastics

Good mechanical bendability is a critical feature of many of the envisioned applications described in the Introduction. The flexibility of transistors fabricated with single-crystalline nano-/microstructures (described in sections 6.3 and 6.4) can be systematically evaluated by squeezing the plastic substrates with specially designed mechanical stages to generate concave (compressive strains on top device surface) and convex surfaces (tensile strains; Fig. 11A). Figure 11B shows, as an example, the variation of the mobility (in the linear regime) of a Si transistor fabricated with Si ribbons on a 25 μ m thick polyimide sheet, normalized by the value in the unbent state, with bending radius and surface strain. The results indicate only small changes in device performance in this range of strains.



Figure 10. Characterization of MESFET type TFTs on plastics fabricated with GaAs ribbons and triangular wires. A) Schematic geometry of a TFT with GaAs nano-/microstructures on a plastic polyurethane (PU)/PET substrate. B) Photograph of a thin PU film (ca. 7 μ m in thickness) that supports an array of GaAs-ribbon TFTs, wrapped on the surface of a glass rod with diameter of 7 mm, indicating the excellent flexibility of these devices. Electrical measurements of these transistors show minor changes in performance after bending. C) Optical image of a 2 × 2 cm² PET sheet with hundreds of devices fabricated with arrays of triangular GaAs wires. The inset is an SEM image of an individual device. D) Direct current and E) microwave responses of the GaAs-wire transistors with gate length of 2 μ m and channel length of 50 μ m. F) Dependence of f_T on gate length. The different symbols represent measurements on different devices. The dashed line corresponds to calculations. Adapted with permission from [78]. Copyright 2006 American Institute of Physics.

Fatigue studies (i.e., repetitive bending for many cycles, as shown in Fig. 11C) confirm the robustness and durability of these devices. After 2000 cycles of bending (at extreme bending radii of 3 mm) and unbending, the mobility, the $V_{\rm th}$, and the on/off current ratio of the TFTs change by less than 20%. Similar evaluations of GaAs-wire TFTs on PET substrates indicate similar behavior.^[77,78] Bendability of the systems can be further increased by decreasing the thickness of the substrate and/or by casting or laminating layers of plastic on top of the devices to locate them in the neutral mechanical plane.^[88]

6.6. Flexible Circuits Formed by Integrating TFTs

Individual TFTs of the type described in the previous section can be combined to form functional circuits. For example, integrating GaAs-wire TFTs with gate lengths of 5 µm, channel lengths of 50 µm, and channel widths of 150 µm yields different circuit elements, for example, NOR gates, inverters.[89] NAND gates, and Figure 12A shows a collection of GaAs-wire transistors and simple circuits on a PET substrate, demonstrating the flexibility. The NOR gate circuit shown in Figure 12B (circuit diagram) and C (photographic image), constructed with two identical transistors as switching devices and another transistor with lower current level as a load, exhibits electrical characteristics shown in Figure 12D. In operation, biasing $V_{\rm dd}$ to a positive voltage (5 V versus ground, GND) turns on the load transistor. Turning on either switching transistor ($V_{\rm A}$ or $V_{\rm B}$) by applying a high positive voltage (logic 1) provides a large current flow through the drain of the load transistor to ground, resulting in an output voltage (V_{o}) at a low level (logic 0). High positive output voltage (logic 1) can be achieved only when both inputs are at high negative voltages (logic 0), which turns off both switching transistors. The dependence of the output on the inputs of the NOR gate is shown in Figure 12D. Similarly, flexible Si MOSFET-type TFTs on plastics can also be integrated into functional circuits. For example, integrating five Si ribbon-based n-type TFTs (as shown in Fig. 9) with channel widths of 200 µm (serving as drivers) and five devices with channel widths of

30 µm (serving as loads) forms a five-stage ring oscillator.^[90] When implemented with L_c and L_o of 4 and 2 µm, respectively, and driven at V_{dd} = 4 V, the oscillator exhibits a frequency of 8.1 MHz, corresponding to a stage delay of 12 ns. The speed can be further increased by reducing the contact overlaps and channel lengths. Further integration of circuits of the type shown here together with other passive elements (e.g., resistors, capacitors, inductors) offers the promise for high-speed, large-area electronic systems on plastic.





Figure 11. Mechanical characterization of Si ribbon based transistors on polyimide substrates (with thickness of 25 µm). The normalized mobility $(\mu_{device})^0$ is plotted as a function of bending-induced strain and bending radius. Adapted with permission from [75]. Copyright 2006 IEEE.

7. Conclusion and Outlook

As outlined in this Review, a variety of inorganic materials in the form of amorphous, nanocrystalline, microcrystalline, and polycrystalline thin films as well as assembled arrays of nanowires/nanoribbons and nano-/microstructures can yield transistors with high mobilities and simple circuit components with good performance. Many of these materials have the potential to be grown and processed on low-temperature plastic substrates, and in several cases these capabilities have already been demonstrated. TFTs fabricated with inorganic materials on plastics can be operated at high frequencies,^[25,75,78] into the ultrahigh frequency (UHF) and *S*-band regimes, allowing them, in principle, to be applied in demanding applications, such as radio frequency communications. In addition, new



Figure 12. A) Optical image of a bent PET substrate with GaAs-wire based TFTs and various circuits fabricated with these TFTs and GaAs based diodes. B) Circuit diagram, C) optical image, and D) output-input characteristic of a NOR gate fabricated with three TFTs. The load transistor (top in C) has a channel length of 100 μ m, while the switching transistors (bottom in C) have channel lengths of 50 μ m. The gate lengths of all transistors are 5 μ m. Each transistor comprises 10 aligned GaAs wires with width of ca. 2 μ m. V_{dd} applied to the NOR gate was 5 V vs. ground (GND). The logic inputs of "0" and "1" were driven by –5 and 2 V, respectively. The logic "0" and "1" outputs were 1.58–1.67 and 4.1 V, respectively. Reproduced from [89].

properties, such as transparency, can be introduced with materials such as the transparent oxides (see section 3), thereby creating new types of application possibilities. Future work will, we believe, focus on the further development of these materials and methods for incorporating them into realistic applications. Issues related to mechanical and electrical properties of interfaces and, in particular, to the semiconductor/dielectric interfaces will be important.

Alternative approaches to these systems involve organic electronic materials, including newer systems such as films of single-walled carbon nanotubes, and directed assembly of preformed circuit blocks. Small-molecule and polymer-based organic semiconductors have the advantage that they are more fully explored for electronic applications than some of the inorganic approaches presented here (e.g., nanowires, nanocrystals), but the modest performance that has, thus far, been possible with them limits the range of applications. Carbon nanotube films, on the other hand, can offer extremely high performance^[91–94] and also optical transparency;^[95] in addition they have the advantage that they are chemically and mechanically robust compared to most conventional organics. As a result, this class of material appears to have some promise



for macroelectronics. Another route to this type of electronics uses guided fluidic self-assembly of preformed circuit blocks.^[96–98] An attractive attribute of this approach is that it exploits fully, well-developed silicon wafer-based circuit technologies. Reaching yields that are high enough to support applications in, for example, information display is challenging. Also, the reliability of interconnects and the mechanical integrity of the interfaces between the circuit blocks and the surrounding material (i.e., adhesives) are uncertain. The advantages and disadvantages of these very different approaches make it difficult to identify a clearly preferred path. Nevertheless, the large number of promising approaches that already exist leads one to be optimistic that low cost, large area, high performance flexible electronics will mature into an important technology with wide-ranging applications.

> Received: September 19, 2006 Published online: July 12, 2007

Noted added in proof: After this Review was submitted, two papers with direct relevance to the topic were published. New types of flexible transparent TFTs (related to Section 3) were reported with the use of assembled nanowires of In_2O_3 and ZnO on plastic substrates combined with thin layers of high-*k* Al₂O₃ (formed via atomic layer deposition (ALD)). Typical transistors made of In_2O_3 nanowires on PET sheets exhibited mobilities of 120–167 cm² V⁻¹s⁻¹.^[99] TFTs made of single-crystal Si membranes on PEY substrates were reported to exhibit f_T of 1.9 GHz. These devices have similar fabrication resolution to those reported in [75] (Section 6.3) and special device layouts, such as π -shape, two-finger gates.^[100]

- [2] a) R. H. Reuss, B. R. Chalamala, A. Moussessian, M. G. Kane, A. Kumar, D. C. Zhang, J. A. Rogers, M. Hatalis, D. Temple, G. Moddel, B. J. Eliasson, M. J. Estes, J. Kunze, E. S. Handy, E. S. Harmon, D. B. Salzman, J. M. Woodall, M. A. Alam, J. Y. Murthy, S. C. Jacobsen, M. Olivier, D. Markus, P. M. Campbell, E. Snow, *Proc. IEEE* 2005, 93, 1239. b) T. Someya, T. Sekitani, S. Iba, Y. Kato, H. Kawaguchi, T. Sakurai, *Proc. Natl. Acad. Sci. USA* 2004, 101, 9966. c) J. A. Rogers, Z. Bao, K. Baldwin, A. Dodabalapur, B. Crone, V. R. Raju, V. Kuck, H. Katz, K. Amundson, J. Ewing, P. Drzaic, *Proc. Natl. Acad. Sci. USA* 2001, 98, 4835. d) S. R. Forrest, *Nature* 2004, 428, 911.
- [3] a) G. H. Gelinck, H. E. A. Huitema, E. van Veedendaal, E. Cantatore, L. Schrijnemakers, J. B. P. H. van der Putten, T. C. T. Geuns, M. Beenhakkers, J. B. Giesbers, B.-H. Huisman, E. J. Meijer, E. M. Benito, F. J. Touwslager, A. W. Marsman, B. J. E. van Rens, D. M. de Leeuw, *Nat. Mater.* 2004, *3*, 106. b) Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates, M. McCreaey, *Nature* 2003, *423*, 136. c) A. Nathan, B. Park, A. Sazonov, D. Tao, I. Chan, P. Servati, K. Karim, T. Charania, D. Striakhilev, Q. Ma, R. V. R. Murthy, *Microelectron. J.* 2000, *31*, 883.

- [4] a) M. Troccoli, T. Afentakis, M. K. Hatalis, A. T. Voutsas, M. Adachi, J. W. Hartzell, *Mater. Res. Soc. Symp. Proc.* 2003, 769, 93.
 b) T. Afentakis, M. K. Hatalis, A. T. Voutsas, J. W. Hartzell, *Mater. Res. Soc. Symp. Proc.* 2003, 769, 47. c) J. H. Cheon, J. H. Choi, J. H. Hur, J. Jang, H. S. Shim, J. K. Jeong, Y. G. Mo, H. K. Chung, *IEEE Trans. Electron Devices* 2006, 53, 1273.
- [5] J. A. Rogers, Science 2001, 291, 1502.
- [6] a) F. Eder, H. Klauk, M. Halik, U. Zschieschang, G. Schmid, C. Dehm, *Appl. Phys. Lett.* 2004, *84*, 2673. b) Y.-H. Kim, D.-G. Moon, J.-I. Han, *IEEE Electron Device Lett.* 2004, *25*, 702.
 c) B. Lamprecht, R. Thünauer, M. Ostermann, G. Jakopic, G. Leising, *Phys. Status Solidi A* 2002, *202* (5), R50.
- [7] a) D. Voss, *Nature* 2000, 407, 442. b) W. Clemens, W. Fix, J. Ficker, A. Knobloch, A. Ullmann, *J. Mater. Res.* 2004, 19, 1963. c) M. Chen, *Proc. IEEE* 2005, 93, 1339. d) K. Cheng, M.-H. Yang, W. W. W. Chiu, C.-Y. Huang, J. Chang, T.-F. Ying, Y. Yang, *Macromol. Rapid Commun.* 2005, 26, 247.
- [8] V. C. Sundar, J. Zaumseil, V. Podzorov, E. Menard, R. L. Willett, T. Someya, M. E. Gershenson, J. A. Rogers, *Science* 2004, 303, 1644.
- [9] a) A. L. Briseno, R. J. Tseng, M.-M. Ling, E. H. L. Falcao, Y. Yang, F. Wudl, Z. Bao, *Adv. Mater.* 2006, *18*, 2320. b) R. Zeis, C. Besnard, T. Siegrist, C. Schlockermann, X. Chi, C. Kloc, *Chem. Mater.* 2006, *18*, 244. c) R. Zeis, T. Siegrist, Ch. Kloc, *Appl. Phys. Lett.* 2005, *86*, 022103. d) R. W. I. de Boer, M. E. Gershenson, A. F. Morpurgo, V. Podzorov, *Phys. Status Solidi A* 2004, *201*, 1302. e) I. N. Hulea, S. Russo, A. Molinari, A. F. Morpurgo, *Appl. Phys. Lett.* 2006, *88*, 113512.
- [10] R. F. Service, Science 2006, 312, 1593.
- [11] a) P. Servati, A. Nathan, Proc. IEEE 2005, 93, 1257. b) E. Fortunato, L. Pereira, H. Águas, I. Ferreira, R. Martins, Proc. IEEE 2005, 93, 1281. c) A. Sazonov, D. Striakhilev, C.-H. Lee, A. Nathan, Proc. IEEE 2005, 93, 1420. d) L. Zhou, S. Jung, E. Brandon, T. N. Jackson, IEEE Trans. Electron Devices 2006, 53, 380. e) P. I. Hsu, H. Gleskova, M. Huang, Z. Suo, S. Wagner, J. C. Sturm, J. Non-Cryst. Solids 2002, 299–302, 1355. f) C.-S. Yang, L. L. Smith, C. B. Arthur, G. N. Parsons, J. Vac. Sci. Technol., B 2000, 18, 683. g) L. A. MacQueen, J. Zikovsky, G. Dennler, M. Latreche, G. Czeremuszkin, M. R. Wertheimer, Plasma Processes Polym. 2006, 3, 58.
- [12] A. Sazonov, C. McArthur, J. Vac. Sci. Technol., A 2004, 22, 2052.
- [13] P. Alpuim, V. Chu, J. P. Conde, J. Vac. Sci. Technol., A 2003, 21, 1048.
- [14] I.-C. Cheng, S. Wagner, Appl. Phys. Lett. 2002, 80, 440.
- [15] C.-H. Lee, A. Sazonov, A. Nathan, Appl. Phys. Lett. 2005, 86, 222 106.
- [16] A. J. Flewitt, W. I. Milne, Proc. IEEE 2005, 93, 1364.
- [17] a) J. P. Conde, P. Alpuim, M. Boucinha, J. Gaspar, V. Chu, *Thin Solid Films* 2001, 395, 105. b) P. Alpuim, V. Chu, J. P. Conde, *J. Non-Cryst. Solids* 2000, 266–269, 110. c) P. Alpuim, V. Chu, J. P. Conde, *J. Appl. Phys.* 1999, 86, 3812. d) P. Alpuim, V. Chu, J. P. Conde, *J. Vac. Sci. Technol., A* 2001, *19*, 2328. e) M. Härting, D. T. Britton, D. Knoesen, W. Egger, *Appl. Surf. Sci.* 2006, 252, 3188.
- [18] J. P. Conde, P. Alpuim, V. Chu, Thin Solid Films 2003, 430, 240.
- [19] P. C. van der Wilt, M. G. Kane, A. B. Limanov, A. H. Firester, L. Goodman, J. Lee, J. R. Abelson, A. M. Chitu, J. S. Im, *MRS Bull.* 2006, *31*, 461.
- [20] a) M. Wu, K. Pangal, J. C. Sturm, S. Wagner, *Appl. Phys. Lett.* 1999, 75, 2244. b) M. Wu, S. Wagner, *Appl. Surf. Sci.* 2001, 175–176, 753.
 c) M. Wu, S. Wagner, *Appl. Phys. Lett.* 2001, 78, 3729. d) M. Wu, S. Wagner, *J. Non-Cryst. Solids* 2002, 299–302, 1316. e) M. Wu, X.-Z. Bo, J. C. Sturm, S. Wagner, *IEEE Trans. Electron Devices* 2002, 49, 1993.
- [21] a) E.-S. Hwang, Y.-J. Kim, B.-K. Ju, Sens. Actuators, A 2004, 111, 135. b) Y. Lee, H. Li, S. J. Fonash, IEEE Electron Device Lett. 2003, 24, 19.
- [22] a) D. J. McCulloch, S. D. Brotherton, *Appl. Phys. Lett.* 1995, 66, 2060. b) A. Imparato, C. Minarini, A. Rubino, P. Tassini, F. Villani, D. D. Sala, E. Amendola, M. Kunst, H.-C. Neitzert, S. Bellone, *Thin*

a) Special issue on "Macroelectronics", *Mater. Res. Soc. Bull.* 2006, 31 (6), 447–475. b) Special issue on "Flexible Electronics", *Mater. Today* 2006, 9 (4), 24–52. c) Special issue on "Flexible Electronics Technology, Part 1: Systems and Applications", *Proc. IEEE* 2005, 93 (7), 1235–1382. d) Special issue on "Flexible Electronics Technology, Part 2: Materials and Devices", *Proc. IEEE* 2005, 93 (8), 1391–1513.



- [23] a) H. J. Kahlert, B. Burghardt, F. Simon, M. Stopka, *Proc. SPIE-Int.* Soc. Opt. Eng. 2003, 5004, 20. b) C. W. Kim, K. C. Moon, H. J. Kim, K. C. Park, C. H. Kim, I. G. Kim, C. M. Kim, S. Y. Joo, J. K. Kang, U. J. Chung, *Dig. Tech. Pap. – Soc. Inf. Disp. Int. Symp.* 2004, 35, 868.
 c) A. T. Voutsas, *IEEE Trans. Electron Devices* 2003, 50, 1494.
- [24] a) J. S. Im, R. S. Sposili, M. A. Crowder, *Appl. Phys. Lett.* **1997**, *70*, 3434. b) S. D. Brotherton, M. A. Crowder, A. B. Limanov, B. A. Turk, J. S. Im, in *SID Conf. Rec. 21st Int. Display Res. Conf.*, Society for Information Display, San Jose, CA **2001**, p. 387.
- [25] M. G. Kane, L. Goodman, A. H. Firester, P. C. van der Wilt, A. B. Limanov, J. S. Im, in *Tech. Dig.—Int. Electron Device Meeting*, IEEE, Piscataway, NJ 2005, p. 939.
- [26] M. N. Troccoli, A. J. Roudbari, T.-K. Chuang, M. K. Hatalis, Solid-State Electron. 2006, 50, 1080.
- [27] T. Shimoda, Y. Matsuki, M. Furusawa, T. Aoki, I. Yudasaka, H. Tanaka, H. Iwasawa, D. Wang, M. Miyasaka, Y. Takeuchi, *Nature* 2006, 440, 783.
- [28] a) E. M. C. Fortunato, P. M. C. Barquinha, A. C. M. B. G. Pimentel, A. M. F. Gonçalves, A. J. S. Pereira, *Appl. Phys. Lett.* 2004, 85, 2541.
 b) A. Pimentel, E. Fortunato, A. Gonçalves, A. Marques, H. Águas, L. Pereira, I. Ferreira, R. Martins, *Thin Solid Films* 2005, 487, 212.
 c) P. F. Carcia, R. S. McLean, M. H. Reilly, G. Nunes, Jr., *Appl. Phys. Lett.* 2003, 82, 1117.
- [29] I.-D. Kim, Y. Choi, H. L. Tuller, Appl. Phys. Lett. 2005, 87, 043 509.
- [30] E. Fortunato, P. Barquinha, A. Pimentel, A. Gonçalves, A. Marques, L. Pereira, R. Martins, *Thin Solid Films* 2005, 487, 205.
- [31] S. Ju, K. Lee, D. B. Janes, M.-H. Yoon, A. Facchetti, T. J. Marks, *Nano Lett.* 2005, 5, 2281.
- [32] E. Fortunato, A. Pimentel, L. Pereira, A. Gonçalves, G. Lavareda, H. Águas, I. Ferreira, C. N. Carvalho, R. Martins, J. Non-Cryst. Solids 2004, 338–340, 806.
- [33] P. Barquinha, E. Fortunato, A. Gonçalves, A. Pimentel, A. Marques, L. Pereira, R. Martins, *Superlattices Microstruct.* 2006, *39*, 319.
- [34] K.-K. Kim, H.-S. Kim, D.-K. Hwang, J.-H. Lim, S.-J. Park, Appl. Phys. Lett. 2003, 83, 63.
- [35] D. C. Look, G. M. Renlund, R. H. Burgener, II, J. R. Sizelove, *Appl. Phys. Lett.* 2004, 85, 5269.
- [36] M. Matsumura, R. P. Camata, *Thin Solid Films* **2005**, 476, 317.
- [37] a) W. J. E. Beek, M. M. Wienk, R. A. J. Janssen, Adv. Mater. 2004, 16, 1009. b) C. Pacholski, A. Kornowski, H. Weller, Angew. Chem. Int. Ed. 2002, 41, 1188.
- [38] a) L. E. Greene, M. Law, J. Goldberger, F. Kim, J. C. Johnson, Y. Zhang, R. J. Saykally, P. Yang, *Angew. Chem. Int. Ed.* **2003**, *42*, 3031. b) P. Yang, H. Yan, S. Mao, R. Russo, J. Johnson, R. Saykally, N. Morris, J. Pham, R. He, H.-J. Choi, *Adv. Funct. Mater.* **2002**, *12*, 323. c) Z. L. Wang, *J. Phys. Condens. Matter* **2004**, *16*, R829. d) Z. W. Pan, Z. R. Dai, Z. L. Wang, *Science* **2001**, *291*, 1947. e) H. J. Fan, P. Werner, M. Zacharias, *Small* **2006**, *2*, 700.
- [39] B. Sun, H. Sirringhaus, Nano Lett. 2005, 5, 2408.
- [40] a) K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, H. Hosono, *Science* 2003, 300, 1269. b) K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Orita, M. Hirano, T. Suziki, C. Honjyo, Y. Hosono, *J. Appl. Phys.* 2004, 95, 5532. c) K. Nomura, T. Kamiya, H. Ohta, K. Ueda, M. Hirano, H. Hosono, *Appl. Phys. Lett.* 2004, 85, 1993.
- [41] a) K. Nomura, A. Takagi, T. Kamiya, H. Ohta, M. Hirano, H. Hosono, *Jpn. J. Appl. Phys. Part 1* 2006, *45*, 4303. b) K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, H. Hosono, *Nature* 2004, *432*, 488.
- [42] R. E. Presley, D. Hong, H. Q. Chiang, C. M. Hung, R. L. Hoffman, J. F. Wager, *Solid-State Electronics* 2006, 50, 500.
- [43] S. Narushima, M. Orita, M. Hirano, H. Hosono, *Phys. Rev. B* 2002, 66, 035 203.
- [44] P. Görrn, M. Sander, J. Meyer, M. Kröger, E. Becker, H.-H. Johannes, W. Kowalsky, T. Riedl, Adv. Mater. 2006, 18, 738.

- [45] L. Wang, M.-H. Yoon, G. Lu, Y. Yang, A. Facchetti, T. J. Marks, *Nat. Mater.* 2006, 5, 893.
- [46] P. K. Weimer, Proc. IRE 1962, 50, 1462.
- [47] a) T. P. Brody, J. A. Asars, G. D. Dixon, *IEEE Trans. Electron Devices* 1973, 20, 995. b) T. P. Brody, *IEEE Trans. Electron Devices* 1984, 31, 1614. c) T. P. Brody, *Proc. SPIE-Int. Soc. Opt. Eng.* 1992, 1664, 2.
- [48] B. A. Ridley, B. Nivi, J. M. Jacobson, Science 1999, 286, 746.
- [49] A. Van Calster, A. Vervaet, I. De Rycke, J. De Baets, J. Vanfleteren, J. Cryst. Growth 1988, 86, 924.
- [50] D. V. Talapin, C. B. Murray, Science 2005, 310, 86.
- [51] a) C. P. Collier, R. J. Saykally, J. J. Shiang, S. E. Henrichs, J. R. Heath, *Science* 1997, 277, 1978. b) N. F. Mott, *Conduction in Non-Crystalline Materials*, 2nd ed., Clarendon, Oxford, UK 1993.
- [52] C. Klinke, J. Chen, A. Afzali, Ph. Avouris, Nano Lett. 2005, 5, 555.
- [53] D. B. Mitzi, J. Mater. Chem. 2004, 14, 2355.
- [54] D. B. Mitzi, L. L. Kosbar, C. E. Murray, M. Copel, A. Afzali, *Nature* 2004, 428, 299.
- [55] D. B. Mitzi, M. Copel, S. J. Chey, Adv. Mater. 2005, 17, 1285.
- [56] D. J. Milliron, D. B. Mitzi, M. Copel, C. E. Murray, *Chem. Mater.* 2006, 18, 587.
- [57] a) G. Zheng, W. Lu, S. Jin, C. M. Lieber, *Adv. Mater.* 2004, *16*, 1890.
 b) Y. Cui, Z. Zhong, D. Wang, W. Wang, C. M. Lieber, *Nano Lett.* 2003, *3*, 149.
- [58] X. Duan, C. M. Lieber, Adv. Mater. 2000, 12, 298.
- [59] a) H. Yu, W. E. Buhro, Adv. Mater. 2003, 15, 416. b) F. M. Davidson, III, A. D. Schricker, R. J. Wiacek, B. A. Korgel, Adv. Mater. 2004, 16, 646.
- [60] a) Y. Xia, P. Yang, Y. Sun, Y. Wu, B. Mayers, B. Gates, Y. Yin, F. Kim, H. Yan, Adv. Mater. 2003, 15, 353. b) C. M. Lieber, Solid State Commun. 1998, 107, 607. c) M. Law, J. Goldberger, P. Yang, Annu. Rev. Mater. Res. 2004, 34, 83. d) Z. R. Dai, Z. W. Pan, Z. L. Wang, Adv. Funct. Mater. 2003, 13, 9. e) Nanowires and Nanobelts: Materials, Properties and Devices; Vols. I,II (Ed: Z. L. Wang), Kluwer Academic, Boston, MA 2003.
- [61] Y. Shan, K. Kalkan, C.-Y. Peng, S. J. Fonash, Nano Lett. 2004, 4, 2085.
- [62] Y. Huang, X. Duan, Q. Wei, C. M. Lieber, Science 2001, 291, 630.
- [63] a) D. Whang, S. Jin, Y. Wu, C. M. Lieber, *Nano Lett.* 2003, *3*, 1255.
 b) A. Tao, F. Kim, C. Hess, J. Goldberger, R. He, Y. Sun, Y. Xia, P. Yang, *Nano Lett.* 2003, *3*, 1229.
- [64] a) P. A. Smith, C. D. Nordquist, T. N. Jackson, T. S. Mayer, B. R. Martin, J. Mbindyo, T. E. Mallouk, *Appl. Phys. Lett.* 2000, 77, 1399.
 b) X. Duan, Y. Huang, Y. Cui, J. Wang, C. M. Lieber, *Nature* 2001, 409, 66.
- [65] A. K. Bentley, J. S. Trethewey, A. B. Ellis, W. C. Crone, *Nano Lett.* 2004, *4*, 487.
- [66] Y. Wu, J. Xinag, C. Yang, W. Lu, C. M. Lieber, Nature 2004, 430, 61.
- [67] X. Duan, C. Niu, V. Sahi, J. Chen, J. W. Parce, S. Empedocles, J. Goldman, *Nature* 2003, 425, 274.
- [68] R. S. Friedman, M. C. McAlpine, D. S. Ricketts, D. Ham, C. M. Lieber, *Nature* 2005, 434, 1085.
- [69] T. Bryllert, L.-E. Wernersson, T. Löwgren, L. Samuelson, Nanotechnology 2006, 17, S227.
- [70] T. Bryllert, L.-E. Wernersson, L. E. Fröberg, L. Samuelson, *IEEE Electron Device Lett.* 2006, 27, 323.
- [71] Y. Huang, X. Duan, Y. Cui, C. M. Lieber, Nano Lett. 2002, 2, 101.
- [72] E. Menard, K. J. Lee, D.-Y. Khang, R. G. Nuzzo, J. A. Rogers, *Appl. Phys. Lett.* **2004**, *84*, 5398.
- [73] E. Menard, R. G. Nuzzo, J. A. Rogers, Appl. Phys. Lett. 2005, 86, 093 507.
- [74] Z.-T. Zhu, E. Menard, K. Hurley, R. G. Nuzzo, J. A. Rogers, *Appl. Phys. Lett.* 2005, 86, 133 507.
- [75] J.-H. Ahn, H.-S. Kim, K. J. Lee, Z. Zhu, E. Menard, R. G. Nuzzo, J. A. Rogers, *IEEE Electron Device Lett.* **2006**, *27*, 460.
- [76] S. Mack, M. A. Meitl, A. J. Baca, Z.-T. Zhu, J. A. Rogers, *Appl. Phys. Lett.* 2006, 88, 213 101.





- [77] Y. Sun, S. Kim, I. Adesida, J. A. Rogers, Appl. Phys. Lett. 2005, 87, 083 501.
- [78] Y. Sun, E. Menard, J. A. Rogers, H.-S. Kim, S. Kim, G. Chen, I. Adesida, R. Dettmer, R. Cortez, A. Tewksbury, *Appl. Phys. Lett.* 2006, 88, 183 509.
- [79] a) H.-C. Yuan, Z. Ma, M. M. Roberts, D. E. Savage, M. G. Lagally, J. Appl. Phys. 2006, 100, 013 708. b) H. Y. Li, L. H. Guo, W. Y. Loh, L. K. Bera, Q. X. Zhang, N. Hwang, E. B. Liao, K. W. Teoh, H. M. Chua, Z. X. Shen, C. K. Cheng, G. Q. Li, D.-L. Kwong, *IEEE Elec*tron Device Lett. 2006, 27, 538.
- [80] Y. Yin, B. Gates, Y. Xia, Adv. Mater. 2000, 12, 1426.
- [81] a) W. K. Chan, D. M. Shah, T. J. Gmitter, C. Caneau, *Electron. Lett.* **1992**, *28*, 708. b) D. M. Shah, W. K. Chan, T. J. Gmitter, L. T. Florez, H. Schumacher, B. P. Van Der Gaag, *Electron. Lett.* **1990**, *26*, 1865. c) E. Yablonovitch, T. Gmitter, J. P. Harbison, R. Bhat, *Appl. Phys. Lett.* **1987**, *51*, 2222. d) Y. Sun, V. Kumar, I. Adesida, J. A. Rogers, *Adv. Mater.* **2006**, *18*, 2857.
- [82] H. C. Ko, A. J. Baca, J. A. Rogers, Nano Lett. 2006, 6, 2318
- [83] a) Y. Sun, J. A. Rogers, *Nano Lett.* **2004**, *4*, 1953. b) Y. Sun, D.-Y. Khang, F. Hua, K. Hurley, R. G. Nuzzo, J. A. Rogers, *Adv. Funct. Mater.* **2005**, *15*, 30. c) Y. Sun, R. A. Graff, M. S. Strano, J. A. Rogers, *Small* **2005**, *1*, 1052.
- [84] K. J. Lee, M. J. Motala, M. A. Meitl, W. R. Childs, E. Menard, A. K. Shim, J. A. Rogers, R. G. Nuzzo, *Adv. Mater.* 2005, *17*, 2332.
- [85] a) Y. Y. Huang, W. Zhou, K. J. Hsia, E. Menard, J.-U. Park, J. A. Rogers, A. G. Alleyne, *Langmuir* 2005, *21*, 8058. b) K. J. Hsia, Y. Huang, E. Menard, J.-U. Park, W. Zhou, J. Rogers, J. M. Fulton, *Appl. Phys. Lett.* 2005, *86*, 154106. c) W. Zhou, Y. Huang, E. Menard, N. R. Aluru, J. A. Rogers, A. G. Alleyne, *Appl. Phys. Lett.* 2005, *87*, 251 925.
- [86] M. A. Meitl, Z.-T. Zhu, V. Kumar, K. J. Lee, X. Feng, Y. Y. Huang, I. Adesida, R. G. Nuzzo, J. A. Rogers, *Nat. Mater.* 2006, *5*, 33.
- [87] Y. Xia, G. M. Whitesides, Angew. Chem. Int. Ed. 1998, 37, 551.
- [88] a) Y.-Y. Loo, T. Someya, K. W. Baldwin, Z. Bao, P. Ho, A. Dodabalapur, H. E. Katz, J. A. Rogers, *Proc. Natl. Acad. Sci. USA* **2002**, *99*, 10252. b) Z. Suo, E. Y. Ma, H. Gleskova, S. Wagner, *Appl. Phys. Lett.* **1999**, *74*, 1177.
- [89] Y. Sun, H.-S. Kim, E. Menard, S. Kim, I. Adesida, J. A. Rogers, *Small* 2005, 2, 1330.
- [90] J.-H. Ahn, H. S. Kim, E. Menard, K. J. Lee, Z. Zhu, D.-H. Kim, R. G. Nuzzo, J. A. Rogers, I. Amlani, V. Kushner, S. G. Thomas, T. Duenas, *Appl. Phys. Lett.* **2007**, *90*, 213 501.
- [91] a) Y. Zhou, A. Gaur, S.-H. Hur, C. Kocabas, M. A. Meitl, M. Shim, J. A. Rogers, *Nano Lett.* **2004**, *4*, 2031. b) J.-U. Park, M. A. Meitl, S.-H. Hur, M. L. Usrey, M. S. Strano, P. J. A. Kenis, J. A. Rogers, *Angew. Chem. Int. Ed.* **2006**, *45*, 581. c) S.-Y. Hur, C. Kocabas, A. Gaur, O. O. Park, J. A. Rogers, *J. Appl. Phys.* **2005**, *98*, 114 302. d) S.-H. Hur, M.-H. Yoon, A. Gaur, M. Shim, A. Facchetti, T. J.

Marks, J. A. Rogers, J. Am. Chem. Soc. 2005, 127, 13808. e) S.-H.
Hur, O. O. Park, J. A. Rogers, Appl. Phys. Lett. 2005, 86, 243502.
f) M. A. Meitl, Y. Zhou, A. Gaur, S. Jeon, M. L. Usrey, M. S. Strano, J. A. Rogers, Nano Lett. 2004, 4, 1643.

- [92] a) E. S. Snow, J. P. Novak, P. M. Campbell, D. Park, *Appl. Phys. Lett.* 2003, *82*, 2145. b) E. S. Snow, P. M. Campbell, M. G. Ancona, J. P. Novak, *Appl. Phys. Lett.* 2005, *86*, 033 105. c) J. P. Novak, M. D. Lay, F. K. Perkins, E. S. Snow, *Solid-State Electron.* 2004, *48*, 1753. d) E. S. Snow, J. P. Novak, M. D. Lay, E. H. Houser, F. K. Perkins, P. M. Campbell, *J. Vac. Sci. Technol. B* 2004, *22*, 1990. e) M. D. Lay, J. P. Novak, E. S. Snow, *Nano Lett.* 2004, *4*, 603.
- [93] a) K. Bradley, J.-C. P. Gabriel, G. Grüner, *Nano Lett.* 2003, *3*, 1353.
 b) E. Artukovic, M. Kaempgen, D. S. Hecht, S. Roth, G. Grüner, *Nano Lett.* 2005, *5*, 757.
- [94] a) S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin, J. A. Rogers, *Nat. Nanotechnol.* **2007**, *2*, 230. b) C. Kocabas, S.-H. Hur, A. Gaur, M. A. Meitl, M. Shim, J. A. Rogers, *Small* **2005**, *1*, 1110. c) C. Kocabas, M. Shim, J. A. Rogers, *J. Am. Chem. Soc.* **2006**, *128*, 4540. d) C. Kocabas, M. A. Meitl, A. Gaur, M. Shim, J. A. Rogers, *Nano Lett.* **2004**, *4*, 2421.
- [95] a) Q. Cao, S.-H. Hur, Z.-T. Zhu, Y. Sun, C. Wang, M. A. Meitl, M. Shim, J. A. Rogers, *Adv. Mater.* **2006**, *18*, 304. b) Q. Cao, Z.-T. Zhu, M. G. Lemaitre, M.-G. Xia, M. Shim, J. A. Rogers, *Appl. Phys. Lett.* **2006**, *88*, 113 511. c) G. Grüner, *J. Mater. Chem.* **2006**, *16*, 3533.
- [96] a) W. Zhang, H. O. Jacobs, Adv. Mater. 2006, 18, 1387. b) W. Zhang,
 H. O. Jacobs, Adv. Funct. Mater. 2005, 15, 732. c) J. Chung, W. Zheng,
 T. J. Hatch, H. O. Jacobs, J. Microelectromech. Syst. 2006, 15, 457.
- [97] a) D. H. Gracias, J. Tien, T. L. Breen, C. Hsu, G. W. Whitesides, *Science* 2000, 289, 1170. b) H. O. Jacobs, A. R. Tao, A. Schwartz, D. H. Gracias, G. W. Whitesides, *Science* 2002, 296, 323.
 c) M. Boncheva, D. H. Gracias, H. O. Jacobs, G. M. Whitesides, *Proc. Natl. Acad. Sci. USA* 2002, 99, 4937.
- [98] a) H.-J. J. Yeh, J. S. Smith, IEEE Photon. Technol. Lett. 1994, 6, 706.
 b) U. Srinivasan, D. Liepmann, R. T. Howe, J. Microelectromech. Syst. 2001, 10, 17. c) U. Srinivasan, M. A. Helmbrecht, C. Rembe, R. S. Muller, R. T. Howe, IEEE J. Sel. Top. Quantum Electron. 2002, 8, 4. d) E. J. Snyder, J. Chideme, G. S. W. Craig, Jpn. J. Appl. Phys., Part 1 2002, 41, 4366. e) B. P. Singh, K. Onozawa, K. Yamanaka, T. Tojo, D. Ueda, Opt. Rev. 2005, 12, 345. f) T. Tojo, K. Yamanaka, B. P. Singh, K. Onozawa, D. Ueda, I. Soga, K. Maezawa, T. Mizutani, Jpn. J. Appl. Phys. Part 1 2005, 44, 2568. g) J. Fang, K. Böhringer, J. Microelectromech. Syst. 2006, 15, 531. h) K. Reynolds, É. Murray, A. O'Riordan, G. Redmond, Appl. Phys. A 2006, 83, 23. i) A. H. Cannon, Y. Hua, C. L. Henderson, W. P. King, J. Micromech. Microeng. 2005, 15, 2172.
- [99] S. Ju, A. Facchetti, Y. Xuan, J. Liu, F. Ishikawa, P. Ye, C. Zhou, T. J. Marks, D. B. Janes, *Nat. Nanotechnol.* 2007, 2, 378.
- [100] H.-C. Yuan, Z. Ma, Appl. Phys. Lett. 2006, 89, 212105.