Scaling Properties in Transistors That Use Aligned Arrays of Single-Walled Carbon Nanotubes

Xinning Ho,† Lina Ye,† Slava V. Rotkin,† Qing Cao,§ Sakulsuk Unarunotai,§ Shuaib Salamat,‖ Muhammad A. Alam,‖ and John A. Rogers†,§,‖,*

† Departments of Materials Science and Engineering, Beckman Institute, and Frederick Seitz Materials Research Laboratory, University of Illinois at Urbana–Champaign, 1304 West Green Street, Urbana, Illinois 61801.
‡ Department of Physics, Lehigh University, Bethlehem, Pennsylvania 18015, and Centre for Advanced Materials and Nanotechnology, Lehigh University, Bethlehem, Pennsylvania 18015.
§ Department of Chemistry, University of Illinois at Urbana–Champaign, Urbana Illinois 61801.
‖ Department of Electrical and Computer Engineering, Purdue University, 465 Northwestern Avenue, West Lafayette, Indiana 47907, and † Department of Electrical and Computer Engineering, Mechanical Science and Engineering, University of Illinois at Urbana–Champaign, Urbana, Illinois 61801.

ABSTRACT Recent studies and device demonstrations indicate that horizontally aligned arrays of linearly configured single-walled carbon nanotubes (SWNTs) can serve as an effective thin film semiconductor material, suitable for scalable use in high-performance transistors. This paper presents the results of systematic investigations of the dependence of device properties on channel length, to reveal the role of channel and contact resistance in the operation. The results indicate that, for the range of channel lengths and SWNT diameters studied here, source and drain contacts of Pd yield transistors with effectively Ohmic contacts that exhibit negligible dependence of their resistances on gate voltage. For devices that use Au, modulation of the resistance of the contacts represents a significant contribution to the response. Extracted values of the mobilities of the semiconducting SWNTs and the contact resistances associated with metallic and semiconducting SWNTs are consistent with previous reports on single tube test structures.

KEYWORDS Carbon nanotube, transistor, radio frequency, gigahertz, quartz

Submonolayer collections of single-walled carbon nanotubes (SWNTs) represent attractive semiconductor materials for effective, thin film type transistors (TFTs) partly because the mobilities of individual SWNTs can approach 10000 cm²/(V s),² and possibly higher, significantly exceeding that of silicon. Arrays or networks of SWNTs provide a scalable way to exploit these properties, as well as their excellent mechanical and thermal characteristics. In the case of long channel TFTs that use networks of SWNTs, scaling studies show clearly that the device operation is based on field effect modulation of the properties of the channel; the role of the contacts is experimentally negligible for channel lengths that are large compared to the average lengths of the SWNTs because tube/tube contact resistances dominate the transport.¹ Attractive device-level properties that can be obtained with networks create interest in their use as alternatives to other thin film materials for flexible electronics,³ flat panel electronics, and related systems. Arrays provide much better performance than networks, thereby creating opportunities in analog electronics⁴,⁵ and other areas where the performance requirements can be demanding. Average tube densities up to 10 SWNTs/μm have been achieved in arrays with nearly perfect degrees of alignment by guided growth on quartz. In certain areas, the tube density can be up to 50 SWNT/μm, which suggests that improvements in average tube density could be possible with optimization.²² In the case of arrays, it is known that the contacts can greatly influence device operation,¹,⁴,⁶–⁸ just as with transistor test structures based on individual SWNTs.⁹–¹¹ In the present paper, we study the dependence of device parameters in array-based transistors on channel length in the micrometer range, for cases where the source and drain electrodes consist of Pd and Au. The results indicate that, for arrays with a range of diameters centered at ∼1.2 nm, the contacts contribute significant, but largely gate-independent resistance in the case of Pd and gate-dependent behavior in the case of Au. The results provide key insights into the behavior of the devices, the scaling of their properties, and directions for future work.

Figure 1a shows a schematic illustration of a TFT that uses a “perfectly” aligned parallel array of single-walled carbon nanotubes (SWNTs) for the semiconductor and a scanning electron microscope (SEM) image of an array representative of the type used here. The SWNTs were grown directly into such configurations via chemical vapor deposition (CVD) on an ST (stable temperature) cut quartz substrate, using procedures described elsewhere.¹² The devices studied here used two different metallization schemes for the source and drain elec-
trodes, both defined by photolithography and liftoff directly on the arrays. In one case, the metal was Pd (30 nm)/Ti (1 nm); in the other it was Au (30 nm)/Ti (1 nm). Layers of hafnium oxide (HfO$_2$) deposited on top of the resulting structures formed the gate dielectrics (94 ± 7 nm in the case of Pd/Ti; 128 ± 3 nm in the case of Au/Ti). Gate electrodes (Au (30 nm)/Ti (2 nm)) aligned to the channels, but significantly overlapping (by ~20 μm) both the source and drain, were defined by photolithography and liftoff to complete the devices.

Parts d and e of Figure 1 show typical transfer curves of devices with Pd and Au electrodes, respectively, measured with the source grounded, the drain held at a bias of ~0.01 V, and the gate bias swept between ±0.8 V. The Pd devices display predominantly p-type behavior while the Au transistors show ambipolar characteristics, both with only small levels of hysteresis. This outcome is consistent with the lower work function of Au and reduced barrier for electron injection, compared to Pd. The densities of the arrays (measured in tubes per micrometer of lateral distance across the channel) were 4 ± 0.5 SWNTs/μm for Pd and 2 ± 0.5 SWNTs/μm for Au, as determined by the average of SEM measurements at various spots across the surface of the substrate. Figure 1b shows a typical diameter distribution of the SWNTs. The diameters are critically important to the behavior of the devices, as the band gaps of the SWNTs and their mobilities depend strongly on this parameter. Also, statistical averaging associated with the arrays reduces but does not eliminate variability in device properties associated with slightly different diameter distributions of the incorporated SWNTs, as confirmed by theoretical studies on arrays with different diameter distributions. To minimize the influence of such effects, we separately analyzed collections of devices that exhibited minimum current outputs at similar gate voltages, such as those presented in parts d and e of Figure 1, as a proxy for similar diameter distributions and contact properties. This procedure also, at the same time, removes device to device variations that can be caused by other effects, such as different amounts of residual charge in or near the channel. Parts f and g of Figure 1 plot the combinations of channel lengths and gate voltages at minimum current, for Pd and Au devices, respectively. The devices that form the focus of the results presented in the following are highlighted in red, where the minimum current output for the Pd and Au devices are ~0.43 and ~0.13 V, respectively. Separate analysis was also performed on two other clusters of devices, as highlighted in blue and green in parts f and g of Figure 1. Summaries of results for analysis of these collections of devices, which we will refer to as blue and green clusters of devices, are also provided. In all of the following, we assume that the ratio of m-SWNTs to s-SWNTs is 1:2 and that ~80% of all of these SWNTs bridge the source and drain.

![Schematic illustration of a single-walled carbon nanotube (SWNT) array transistor with an SEM image of a representative array in the frame below.](image_url)

**FIGURE 1.** (a) Schematic illustration of a single-walled carbon nanotube (SWNT) array transistor with an SEM image of a representative array in the frame below. (b) Typical diameter distribution of SWNTs measured by AFM. (c) Equivalent circuit model for a device with channel length $L_c$, showing the resistances contributed by the inverse of the average conductances of the contacts to the semiconducting and metallic SWNTs (i.e., $1/G_{c,m}$) and the role of the SWNTs in transport through the channel (i.e., $L/\sigma_{m}$ and $L/\sigma_{m}$). The numbers of s-SWNT and m-SWNT are $N_s$ and $N_m$, respectively. Representative transfer curves of (d) Pd and (e) Au electrode devices with channel width ($W$) = 400 μm at $V_d = -0.01$ V. The channel lengths of the Pd devices are $2.4 \pm 0.1$ μm (black symbols), $3.7 \pm 0.3$ μm (red symbols), $4.4 \pm 0.1$ μm (blue symbols), and $7.5 \pm 0.1$ μm (green symbols) from top to bottom. The channel lengths of the Au devices are $2.9 \pm 0.1$ μm (black symbols), $3.7 \pm 0.1$ μm (red symbols), and $7.6 \pm 0.1$ μm (blue symbols) from top to bottom. The highlighted regions show the range of $V_g$ values that were analyzed. The bottom frames show combinations of $L_c$ and gate voltages at minimum current ($V_g(min)$), for (f) Pd and (g) Au devices. The devices that form the focus of the analysis are shown in red. Two other clusters of devices, indicated in blue and green, were also analyzed.
We analyzed the behavior using a simple equivalent circuit model, as shown in Figure 1c, in which we assume diffusive transport in the channel. We refer to the number of semiconducting (s-SWNT) and metallic (m-SWNT) tubes bridging the source and drain as \( N_s \) and \( N_m \). The resistance of a given tube, with index \( i \), is \( R_s^{(i)} \) and \( R_m^{(i)} \), for s-SWNT and m-SWNT, respectively. As measured in the TFT structure, the resistance of each SWNT has two components: (i) a contact resistance \( R_{c,s}^{(i)} \) and \( R_{c,m}^{(i)} \) for s-SWNT and m-SWNT, respectively) at the source and the drain electrodes and (ii) a channel resistance determined by the product of the channel length, \( L_c \), and the resistivity (i.e., resistance per unit length), \( \rho_s^{(i)} \) and \( \rho_m^{(i)} \), of s-SWNT and m-SWNT, respectively. The resistances of the transport pathways associated with each of the tubes add in parallel, due to the array geometry. The total resistance of the TFT device \( (R_{tot}) \), then, can be written as the following, where the dependencies on gate voltage \( (V_g) \) are indicated explicitly:

\[
\frac{1}{R_{tot}(V_g)} = \sum_{i=1}^{N_s} \frac{1}{R_s^{(i)}(V_g)} + \sum_{i=1}^{N_m} \frac{1}{R_m^{(i)}(V_g)} = N_s \tilde{G}_s(V_g) + N_m \tilde{G}_m
\]

(1)

The quantities \( \tilde{G}_s(V_g) \) and \( \tilde{G}_m \) are the average conductances associated with the s-SWNTs and m-SWNTs and their contacts to the source/drain electrodes, respectively, with

\[
R_m^{(i)} = \frac{1}{g_m} = R_{c,m}^{(i)} + \rho_m^{(i)} L_c = \frac{1}{G_{c,m}^{(i)}} + \frac{L_c}{\sigma_m^{(i)}}
\]

(2)

and

\[
R_s^{(i)}(V_g) = \frac{1}{G_s^{(i)}(V_g)} = R_{c,s}^{(i)}(V_g) + \rho_s^{(i)}(V_g) L_c = \frac{1}{G_{c,s}^{(i)}(V_g)} + \frac{L_c}{\sigma_s^{(i)}(V_g)}
\]

(3)

where the \( G \) values are the corresponding conductances and \( \sigma \) are the conductivities. As indicated in these equations, the analysis assumes that only \( \rho_m^{(i)} \) and \( R_{c,m}^{(i)} \) are independent of \( V_g \). We note, however, that it is well-known that even nominally m-SWNTs can often be modulated by an applied field, due possibly to defects or other nonideal aspects.\(^{15}\)

With these expressions, intrinsic properties can be extracted from the electrical properties and their dependence on \( L_c \). First, we associate the minimum current \( (I_{off}) \), extracted from the transfer curves with transport, approximately, through the m-SWNTs. We refer to the resistance at this minimum as the off-state resistance, \( R_{off} \). Using Ohm’s law, we can write

\[
\frac{1}{R_{off}} = \frac{I_{off}}{V_d} = \sum_{i=1}^{N_m} \frac{1}{R_m^{(i)}} = N_m \tilde{G}_m
\]

(4)

where \( V_d \) is the drain bias (-0.01 V). Next, we associate the difference between current measured at a given \( V_g \) \( I_{on}(V_g) \) and \( I_{off} \), which we refer to as \( I_{on-off} \), with transport through the s-SWNT. Again, using Ohm’s law

\[
\frac{1}{R_{on-off}} = \frac{I_{on-off}}{V_d} = \sum_{i=1}^{N_s} \frac{1}{R_s^{(i)}(V_g)} = N_s \tilde{G}_s(V_g)
\]

(5)

Parts a and b of Figure 2 show the dependence of \( 1/\tilde{G}_s(V_g) \) and \( 1/\tilde{G}_m \) of transistors with palladium electrodes on \( L_c \),
respectively. The extracted $1/\sigma_{c,m}$ for the m-SWNTs is small, $\sim 20 \pm 5 \text{k}\Omega$, comparable to values from earlier reports ($\sim 14 \text{k}\Omega$)\cite{16,17} and between values obtained from analysis of the blue (not fitted to a finite value within statistical accuracy) and green ($\sim 56 \text{k}\Omega$) clusters of Pd devices. The extracted value of $1/\sigma_{m}$ is $24 \pm 5 \text{k}\Omega/\mu\text{m}$, which lies between previous reports of devices of this type ($\sim 80 \text{k}\Omega/\mu\text{m}$)\cite{3} and values reported for individual tube devices ($6 \text{k}\Omega/\mu\text{m}$).\cite{18,19} Likewise, $1/\sigma_{c,m}$ from similar analysis on the different clusters of devices are also in this range ($\sim 45 \text{k}\Omega/\mu\text{m}$ for blue; $\sim 20 \text{k}\Omega/\mu\text{m}$ for green). According to eq 3, linear fits to the data $1/G_{cl}(V_g)$ vs $L_c$ yield the inverse of the average conductances of the contacts from the intercepts and the inverse of the average conductivities from the slopes. Parts c and d of Figure 2 plot the dependence of $1/G_{c,s}$ and $1/\sigma_{c,m}$, as a function of $V_g$, respectively. The results show that $1/G_{c,s}$ is $\sim 50 \pm 20 \text{k}\Omega$, with no significant dependence on $V_g$, to within experimental uncertainties. This result is quantitatively similar to previous studies of individual tube devices with similar diameters and metallization ($\sim 52 \text{k}\Omega$)\cite{20}. Analysis of blue and green Pd devices yields $1/G_{c,s}$ values of $\sim 0 \pm 10 \text{k}\Omega$ and $\sim 50 \pm 20 \text{k}\Omega$, respectively. In neither case is the contact resistance significantly modulated by $V_g$. The data of Figure 2d show clearly that $1/\sigma_{m}$ is modulated strongly by $V_g$. This dependence can be used to extract the average intrinsic mobility, $\bar{\mu}_i$ and the average threshold voltage, $V_{t,i}$, of the s-SWNTs from the slope and the intercept of a plot of average sheet conductance ($\Delta L/\Delta R_{on-off} W$) versus $V_g$ (Figure 2e). In particular, in the linear region, where $V_g \ll V_{t,i}$, it can be shown that

$$\Delta L_c \over \Delta R_{on-off} W = (\bar{\mu}_i C_w) V_g - \bar{\mu}_i C_w \bar{V}_i$$  \hspace{1cm} (6)$$

where $C_w$ is the specific capacitance per unit area of the TFT device and $W$ is the channel width of the device. The specific capacitance per unit area of the TFT device for an infinite array of parallel SWNTs with uniform spacing $1/D$ that includes the effects of electrostatic screening and fringing fields is given by

$$C_w = C_{Q}^{-1} + \frac{1}{2\pi \epsilon_0 \epsilon_s} \frac{D}{\log(2\pi t D)}$$  \hspace{1cm} (7)$$

where $C_{Q}^{-1}$ is the quantum capacitance ($4 \times 10^{-19} \text{F} \cdot \text{m}^{-1}$), $R$ is the radius of the SWNTs, $t$ is the distance to the gate electrode, $\epsilon_s$ is the dielectric constant of the surface/interface where we place the SWNTs\cite{4} and $D$ is the density of the SWNTs. The dielectric constant in the quartz/SWNT/HfO2 sandwich structure is approximated as $\epsilon_s \approx (\epsilon_{SiO_2} + \epsilon_{HfO_2})/2 = (4 + 16)/2 = 10$. If we take $D$ as corresponding only to the contribution of the s-SWNTs, then we find that $\bar{\mu}_i \sim 5700 \text{cm}^2/(\text{V} \cdot \text{s})$, which is in the same range as average values reported previ-
reported ($\sim 10-30 \, \text{k} \Omega$), for diameters of $\sim 3 \, \text{nm}$ and pure Au electrodes. These differences might be caused by different processing conditions, which are known to be extremely important to the behavior of the contacts. The intrinsic mobility of the s-SWNTs extracted from analysis of Au devices is $\sim 3700 \, \text{cm}^2/(\text{V s})$, comparable to that in the Pd devices. This value is also similar to the values obtained from analysis of the other clusters of devices (i.e., $\sim 2500 \, \text{cm}^2/(\text{V s})$ for blue; $\sim 2100 \, \text{cm}^2/(\text{V s})$ for green). The threshold voltage from this analysis is $0.10 \pm 0.05 \, \text{V}$. The response in the $n$ channel branch of the gold electrode is $0.1 \, \text{V}$.

In conclusion, systematic studies of channel length scaling in SWNT array transistors show that Pd provides an Ohmic contact to the arrays, with little dependence of resistance on gate voltage. Operation in this case is dominated by modulation of the channel resistance by the gate. Devices with Au, on the other hand, show behavior indicative of gate modulation of both the channel and the contacts, particularly in the $n$ channel branch. In most cases, quantitative values for the inferred mobilities, SWNT resistances, and contact behaviors are in the same range as those reported previously in single tube test structures and, for certain parameters, in array devices.

**Acknowledgment.** We thank T. Banks and B. Sankaran for help with processing. This work was carried out in part in the Frederick Seitz Materials Research Laboratory Central Facilities, University of Illinois, which are partially supported by the U.S. Department of Energy under Grants DE-FG02-07ER46453 and DE-FG02-07ER46471. X.H. acknowledges fellowship support from ASTAR (Singapore).

**Supporting Information Available.** A few representative diameter distributions collected from different parts of the wafer. This material is available free of charge via the Internet at http://pubs.acs.org.

**REFERENCES AND NOTES**


(8) Cao, Q.; Rogers, J. A. Nano Res. 2008, 1, 259.


