




**Robust**

 You are in: [Research](#) | [Materials R&D](#)
**SIGN UP TO**
[Email Newsletters](#)
[RSS Feeds](#)
[Digital Magazine](#)
[Print Magazine](#)
[Technical Papers](#)
[Events](#)
**WORK BREAK**
[Photo Stories](#)
[Blogs](#)
[Video](#)
[Sudoku](#)
[Dilbert](#)
[Circuit Challenge](#)
[Gadget Freak](#)
[Made By Monkeys](#)

**WIN COOL STUFF**
**Lowering cost of gallium arsenide for solar cells**

 Suzanne Deffree, Electronic News  
 Monday 24 May 2010 09:55


Through the use of a multilayer technique, researchers at the [University of Illinois](#) claim to have developed a more efficient, lower-cost method of manufacturing compound semiconductors such as gallium arsenide.

Professors John Rogers and Xiuling Li lead a team that explored lower-cost ways to manufacture thin films of gallium arsenide that also allowed versatility in the types of devices they could be incorporated into. The research is particularly targeted at photovoltaic cells, as gallium arsenide and related compound semiconductors offer nearly twice the efficiency as silicon in solar devices, yet are rarely used in utility-scale applications because of their high manufacturing cost, the university said.

Read the editor's pick of the latest test & measurement news, comment and resources from around the web

"If you can reduce substantially the cost of gallium arsenide and other compound semiconductors, then you could expand their range of applications," said Rogers, the Lee J Flory Founder Chair in Engineering Innovation and a professor of materials science and engineering and of chemistry, in a statement.

The university explained that typically gallium arsenide is deposited in a single thin layer on a small wafer. Either the desired device is made directly on the wafer, or the semiconductor-coated wafer is cut up into chips of the desired size. The researchers decided to deposit multiple layers of the material on a single wafer, creating a layered, "pancake" stack of gallium arsenide thin films.



"If you grow 10 layers in one growth, you only have to load the wafer one time," said Li, a professor of electrical and computer engineering, in the statement. "If you do this in 10 growths, loading and unloading with temperature ramp-up and ramp-down take a lot of time. If you consider what is required for each growth - the machine, the preparation, the time, the people - the overhead saving our approach offers is a significant cost reduction."

The stacks alternate layers of aluminium arsenide with the gallium arsenide. A solution of acid and an oxidizing agent is used to dissolve the layers of aluminium arsenide and

**Share the content**
[ShareThis](#)
**Most Viewed**
**Quantum transistor crafted atom by atom**

Posted: 14:08 25 May 2010

**HP, Apple, Dell Investigating Foxconn Suicide Plant**

Posted: 12:05 26 May 2010

**Mediatek Sampling Android Game-Changer**

Posted: 14:06 25 May 2010

**Firmware makes MCU design easy**

Posted: 10:14 26 May 2010

**Multitouch sensing from Microchip**

Posted: 13:51 26 May 2010

**Technical Papers**
**Cooling Strategies for IT Wiring Closets and Small Rooms**
[APC](#)
**The Seven Types of Power Problems**
[APC](#)
**Power and Cooling for VoIP and IP Telephony Applications**
[APC](#)
[More Technical Papers](#)
**Latest Blog posts**
**Hello Toulouse**  
 26 May 2010

**Relay supplier awards Farnell**  
 26 May 2010

**E-Etch remembers your sketch**  
 25 May 2010

**Q5 Interview - Glenn Palmer, Murata Electronics UK**  
 25 May 2010

**Proposed RoHS exemption list**  
 24 May 2010

**Related Jobs**
**Research Scientist - Next Generation Photovoltaics**

Europe/United Kingdom/South East/Oxfordshire/Oxford £28000 - £40000 per annum + Benefits

**After-sales manager - Switzerland - Job: 47530562 - Totaljobs.com**
**CVD Equipment Corporation | Employment**
**Technical Sales Engineer - Compound Semiconductor Material**

Europe/United Kingdom/South East/Buckinghamshire Good Salary and Prospects + Bens

**Job Details - russia.beikaert.jobs**
**Resources**

 For more information on our company & career opportunity, contact us  
 > [National Semiconductor](#)

 All you need to know regarding the latest news and technologies in the power manufacturing industry.  
 > [Acal Technology](#)

 High efficiency, high density & high portability AC-DC power supply solutions  
 > [International Rectifier](#)
[More](#)
**Related Articles**
**IC Makers Pile Orders On Applied**  
 20 May 2010

**Gold-covered microlens promises infrared imaging breakthrough**  
 20 May 2010

**Protect your LED lighting circuits**  
 19 May 2010

**EDS points to good economic times**  
 19 May 2010

[View all news](#)

**Read The Magazine**

Issue: 7 - 13 Apr, 2010



free the individual thin sheets of gallium arsenide. The researchers then individually peel off the layers. A soft stamp-like device picks up the layers, one at a time from the top down, for transfer to another substrate, allowing the wafer to be reused for another growth, the university explained.

"By doing this we can generate much more material more rapidly and more cost effectively," Rogers said. "We're creating bulk quantities of material, as opposed to just the thin single-layer manner in which it is typically grown."

The researchers noted that freeing the material from the wafer also opens the possibility of flexible, thin-film electronics made with gallium arsenide or other high-speed semiconductors. "To make devices that can conform but still retain high performance, that's significant," Li said.

As the layers are removed from the stack, they can be laid out side by side on another substrate to produce a much larger surface area, whereas the typical single-layer process limits area to the size of the wafer, the university noted. This is considered an advantage for solar cells.

"For photovoltaics, you want large-area coverage to catch as much sunlight as possible. In an extreme case we might grow enough layers to have 10 times the area of the conventional route," Rogers said. "You really multiply the area coverage, and by a similar multiplier you reduce the cost, while at the same time eliminating the consumption of the wafer."

A shift from silicon-based panels to more efficient gallium arsenide models could make solar power a more cost-effective form of alternative energy. The researchers plan to explore more potential device applications and other semiconductor materials that could adapt to multilayer growth.

A paper on the research was published online Thursday in the journal *Nature*.

Among the paper's co-authors are Matthew Meitl and Etienne Menard, two scientists from Semprius Inc, a North Carolina-based start-up company that is beginning to use this technique to manufacture solar cells.

The Department of Energy and National Science Foundation-funded team also includes University of Illinois postdoctoral researchers Jongseung Yoon, Sungjin Jo and Inhwa Jung; students Ik Su Chun and Hoon-Sik Kin; and electrical and computer engineering professor James Coleman, along with Ungyu Paik, of Hanyang University in Seoul.

Suzanne Deffree - [EDN](#)

Recommend this article [ShareThis](#)

View the [ElectronicsWeekly.com](#) topic zones:



Sign-up for the

ElectronicsWeekly.com newsletters:

**Zones****Job Opportunities**

[Electronics Engineer](#)  
[Software Engineering](#)  
[Mechanical Engineering](#)  
[Scientific / Opto Engineering](#)  
[Control / Systems Engineering](#)  
[ASIC / IC Design Engineering](#)  
[Process / Product / Test](#)  
[Electronics Marketing Applications / Sales](#)  
[Electronics Management](#)  
[Other categories](#)

[More jobs](#)

**Products & Services**

[Email Newsletters](#)   [RSS](#)   [Blogs](#)   [Company Directory](#)   [Digital Magazine](#)

[Subscribe](#) | [Media Centre](#) | [Terms and Conditions](#) | [Disclaimer](#) | [Privacy Policy](#) | [Site Map](#) | [Contact Us](#) |

© Reed Business Information Ltd

**The Latest Electronics News****Design**

[Communications, EDA and IP, Embedded Systems, Legislation, Power](#)

**Components**

[Analogue & Discretes, Displays and Opto, Memory, Micros & DSP, Passives, FPGAs & Asics](#)

**Research**

[Materials R & D, Process R & D, Device R & D](#)

**Business**

[Distribution, Viewpoints, IT, Market Research](#)

**Production**

[Manufacturing, Test & Measurement](#)

**Products**

[Analogue ICs, Bus Systems & SBCs, Emech & Enclosures, Memory, Passives, Connectors, Digital ICs, Discretes, Displays, DSPs, FPGA/PLD, Asics, Micros, Power Supplies, RF & Opto, Sensors, Software, Test & Measurement](#)

**Events**

[Diary Dates, Electronica, Elekras](#)