

Mechanically flexible thin-film transistors that use ultrathin ribbons of silicon derived from bulk wafers

S. Mack, M. A. Meitl, A. J. Baca, Z.-T. Zhu, and J. A. Rogers^{a)}

Department of Materials Science and Engineering, Department of Chemistry, Beckman Institute for Advanced Science and Technology, and Frederick Seitz Materials Research Laboratory, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801

(Received 24 January 2006; accepted 5 April 2006; published online 22 May 2006)

This letter introduces a type of thin-film transistor that uses aligned arrays of thin (submicron) ribbons of single-crystal silicon created by lithographic patterning and anisotropic etching of bulk silicon (111) wafers. Devices that incorporate such ribbons printed onto thin plastic substrates show good electrical properties and mechanical flexibility. Effective device mobilities, as evaluated in the linear regime, were as high as $360 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, and on/off ratios were $>10^3$. These results may represent important steps toward a low-cost approach to large-area, high-performance, mechanically flexible electronic systems for structural health monitors, sensors, displays, and other applications. © 2006 American Institute of Physics. [DOI: 10.1063/1.2206688]

Confinement-related properties and broadly usable form factors make low-dimensional materials interesting for new applications in electronics, photonics, microelectromechanical systems (MEMS), and other areas. For example, high-performance mechanically flexible electronic devices can be constructed using micro/nanowires, ribbons, or tubes that are cast,^{1–3} painted,⁴ or printed^{3,5–11} onto plastic substrates. Thin, high aspect ratio material structures allow bendability^{6–8} and, in certain structural forms, stretchability¹¹ in single-crystalline semiconductors that are inherently fragile in bulk. As a result, these types of semiconductors offer intriguing alternatives to vacuum and solution processable poly/noncrystalline organic materials, which usually display significantly lower performance in terms of carrier mobility.¹² Recently described top-down methods^{5–11} generate semiconductor wires, ribbons, and sheets from wafer based sources of material. These techniques provide a high level of control over the geometry, spatial organization, and composition of the resulting structures. The economic attractiveness of this approach, however, especially for applications that demand large-area coverage, is limited by the per-area cost of the wafers.

In this letter we report a type of thin-film transistor (TFT) that uses aligned arrays of silicon ribbons with submicron thicknesses derived from low-cost bulk Si (111) wafers. We begin with a description of the procedures for fabricating these structures and transfer printing them onto plastic substrates via elastomeric stamps. We present structural characterization of the shapes of the ribbons, their thicknesses, and surface morphologies. Electrical measurements made on Schottky barrier TFTs formed with these printed ribbons exhibit *n*-type field effect mobilities of $360 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and on/off ratios of 4000.

Figure 1 illustrates a top-down method that generates thin ($<1 \mu\text{m}$) ribbons from a Si (111) wafer (Montco, Inc., *n*-type, $0.8\text{--}1.8 \Omega \text{ cm}$). The process begins with near-field phase shift photolithography¹³ followed by metal lift-off and SF_6 plasma etching [Plasmatherm reactive ion etching (RIE)

system, 40 SCCM (SCCM denotes cubic centimeter per minute at STP) SF_6 , 30 mTorr, 200 W rf power for 45 s] to produce an array of $\sim 1 \mu\text{m}$ deep, $1 \mu\text{m}$ wide trenches in the Si wafer [Fig. 1(a)]. The spacing between the trenches defines the width of the ribbons (generally $10 \mu\text{m}$). Next, 100 nm of thermal oxide is grown on the wafer at $1100 \text{ }^\circ\text{C}$. Angled electron beam evaporation of Ti/Au (3/30 nm) provides partial coverage of the trench sidewalls [Fig. 1(b)]. The conditions of the trenching etch and the angle of evaporation control the extent of “shadowing” during angled evaporation and, therefore, the ribbon thickness. A CF_4 plasma etch (40 SCCM CF_4 , 2 SCCM O_2 , 50 mTorr base pressure, 150 W rf power for 5 min) removes exposed oxide. Finally, a hot KOH solution [3:1:1 $\text{H}_2\text{O}:\text{KOH}:\text{IPA}$ (isopropyl alcohol) by mass, $100 \text{ }^\circ\text{C}$] undercuts the ribbons. This type of anisotropic etching has been used previously to produce free-standing MEMS structures.^{14–16} The etch front advances in the $\langle 110 \rangle$ directions while preserving the (111) planes [Figs. 1(c) and 1(d)] and produces freestanding ribbons that cover a large portion (75%–90%) of the original wafer. The etch mask is designed to leave each of the ribbons anchored to the wafer at the ends of the trenches [Figs. 2(a) and 2(d)]. Removing this mask with KI/I_2 (2.67/0.67 wt %) in water followed by HF completes the fabrication. Ribbons generated in this manner are thin, flat, and mechanically flexible [Fig. 1(e)], similar to those produced using previously described approaches with expensive silicon-on-insulator wafers.^{5–7,11} Atomic force microscopy [Fig. 3(a)] shows that the thickness ranges from ~ 115 to $\sim 130 \text{ nm}$ across a typical ribbon (trench width and depth of 750 nm and 500 nm , respectively, evaporation angle of 60° from normal to wafer). These variations show up as slight color variations in optical micrographs [Fig. 2(e)]. The roughness as measured by atomic force microscopy (AFM) of a $5 \times 5 \mu\text{m}^2$ region of the underside of a thicker (550 nm) ribbon, displayed in Fig. 3(b), is 0.5 nm . This value is larger than the top polished surface (0.12 nm) or the underside of a ribbon generated from a silicon-on-insulator (SOI) wafer^{5–7,11} (0.18 nm) measured by the same methods. The source of the thickness variations, lateral width variations, and, to a lesser extent, the roughness is partly the edge roughness in the trenches, which in turn

^{a)} Author to whom correspondence should be addressed; electronic mail: jrogers@uiuc.edu




FIG. 1. (Color online) Schematic process flow of single-crystal silicon ribbon fabrication. (a) SF_6 plasma etch trenches in a (111) Si surface. (b) Thermal oxidation and angled evaporation of Ti/Au passivate the sidewalls. (c) Hot KOH/IPA/ H_2O solution undercuts the Si ribbons. (d) Cross-sectional SEM image of partially undercut ribbons. (e) Released, flexible ribbons.

causes roughness in the sidewall passivation during angled evaporation. As we show in the following, however, transistor devices with good performance can be constructed with ribbons fabricated using the procedures described here.

The ribbons can be transferred to another (flexible) substrate via a high (>95%) yield printing process, as outlined in Fig. 2. To perform the printing process, a polydimethyl siloxane (PDMS) stamp is laminated against a wafer that supports freestanding ribbons anchored to the wafer at their ends [Figs. 2(a) and 2(d)]. The stamp is then peeled back quickly to retrieve the ribbons. This type of process relies on kinetic control of adhesion to the stamp.¹⁰ The stamp, thus “inked,” [Figs. 2(b) and 2(e)] can print the ribbons by contact to another substrate. Ribbons printed onto an indium tin oxide (ITO)-coated 0.2 mm thick polyethylene terephthalate (PET) substrate can be used to make high-performance flexible bottom-gate TFTs on plastic with ITO as the common gate electrode. A layer of epoxy (SU-8, Microchem) freshly deposited onto the ITO gate immediately prior to printing




FIG. 2. (Color online) Schematic process flow for transferring silicon from a “donor” wafer to a plastic substrate. (a) A PDMS stamp laminates against a chip with undercut ribbons that are anchored to the wafer. (b) Ribbons bond to the stamp and can be removed from the wafer by peeling away the stamp. (c) Ribbons are then printed from the stamp to a plastic substrate. (d) SEM image of near-completely-undercut ribbons anchored to the donor wafer. (e) Optical micrograph of ribbons removed from the donor and adhered to the stamp. (f) Photograph of a flexible plastic “chip” that houses TFTs made from transferred silicon ribbons.

serves as a gate dielectric and a glue to facilitate ribbon transfer.⁶ During printing, the stamp is joined to the PET, and the ribbons sink into SU-8 such that their tops are flush with the surface of the glue. After 1 min on a warm (70 °C) hot plate, the stamp and PET substrate are separated manually, leaving the ribbons attached to the PET. Scratching a transfer-printed sample with a scribe exposed the ITO-SU-8 and SU-8-Si interfaces, allowing the dielectric thickness ($\sim 2 \mu\text{m}$) to be determined by AFM. Thick ($\sim 0.2 \mu\text{m}$) Ti pads contacts defined by photolithography (100 μm length \times 100 μm width, spanning ten ribbons) and wet etching with HF/ H_2O_2 form Schottky barrier contacts for the source and drain electrodes. These bottom-gate devices display characteristic *n*-type enhancement mode metal-oxide-semiconductor field-effect transistor (MOSFET) gate modulation (see Fig. 4). Transistors achieved on/off ratios of $\sim 10^3$ with device-level mobilities, as determined using standard equations for the operation of MOSFETs,¹⁷ as high as $\sim 360 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ (linear) and $100 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ (saturation, evaluated at a source-drain bias, V_{ds} , of 5 V). The mobility of the ribbons themselves should be about 20% higher than the device level mobility [440 $\text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ (linear) and 120 $\text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ (saturation)], since they fill only about 83%




FIG. 3. (Color online) Atomic force microscopy of silicon ribbons generated by anisotropic wet etch undercut. (a) AFM height image of ribbons on a PDMS stamp, with the underside exposed. Ribbons are 115–130 nm thick, as measured at their edges, and bow downward in the middle. (b) AFM image of the underside of a 550-nm-thick ribbon revealing nanoscale roughness introduced by the KOH/IPA/ H_2O undercut.




FIG. 4. (Color online) Electrical characterization of a single-crystalline silicon bottom-gate transistor on a PET/ITO substrate; $L=100 \mu\text{m}$, $W=100 \mu\text{m}$, linear mobility $\approx 360 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, saturation mobility $\approx 100 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. (a) Transfer characteristics ($V_d=0.1 \text{ V}$) ratio with inset top view of a device. The on/off current for the transfer characteristics is >4000 . (b) Current-voltage (I - V) characteristics.

of the channel. The effects of the Schottky contacts on the device behavior can be significant.⁷ The ribbon devices survive when the substrate is bent to modest (15 mm) radii but degrade seriously at sharper (5 mm) bends for the 0.2 mm thick substrates that were used.

In summary, this letter demonstrates a high-yield fabrication strategy for producing printable single-crystal silicon ribbons from a bulk silicon (111) wafer. Refinishing the bulk wafer's surface after fabrication might make multiple repeti-

tions possible, producing tens or even hundreds of square feet of ribbons from 1 ft² of starting material. TFTs made from these ribbons on plastic demonstrate their use as high-performance flexible semiconductors. These devices and the strategies to fabricate them could be useful not only for large-area flexible electronics but also for applications that require three dimensional or heterogeneous integration or other features that might be difficult to achieve using conventional silicon microfabrication approaches.

The authors thank Tony Banks and Kevin Colravy of the Frederick Seitz MRL and Keon Lee for the preparation of masks. This work was supported by the DARPA-funded AFRL-managed Macroelectronics Program Contract No. FA8650-04-C-7101, the U.S. Department of Energy under Grant No. DEFG02-91-ER45439, and graduate fellowships from the Fannie and John Hertz Foundation (M.A.M.) and the Ford Foundation (A.J.B.).

¹X. Duan, C. Niu, V. Sahi, J. Chen, J. W. Parce, S. Empedocles, and J. L. Goldman, *Nature (London)* **425**, 274 (2003).

²Y. Huang, X. Duan, Q. Wei, and C. M. Lieber, *Science* **291**, 630 (2001).

³M. A. Meitl, Y. Zhou, A. Gaur, S. Jeon, M. L. Usrey, M. S. Strano, and J. A. Rogers, *Nano Lett.* **4**, 1643 (2004).

⁴R. S. Friedman, *Nature (London)* **434**, 1085 (2005).

⁵E. Menard, K. J. Lee, D.-Y. Khang, R. G. Nuzzo, and J. A. Rogers, *Appl. Phys. Lett.* **84**, 5398 (2004).

⁶E. Menard, R. G. Nuzzo, and J. A. Rogers, *Appl. Phys. Lett.* **86**, 093507 (2005).

⁷Z.-T. Zhu, E. Menard, K. Hurley, R. G. Nuzzo, and J. A. Rogers, *Appl. Phys. Lett.* **86**, 133507 (2005).

⁸Y. Sun, S. Kim, I. Adesida, and J. A. Rogers, *Appl. Phys. Lett.* **87**, 083501 (2005).

⁹K. J. Lee, M. J. Motala, M. A. Meitl, W. R. Childs, E. Menard, A. K. Shim, J. A. Rogers, and R. G. Nuzzo, *Adv. Mater. (Weinheim, Ger.)* **17**, 2332 (2005).

¹⁰M. A. Meitl, Z.-T. Zhu, V. Kumar, K. J. Lee, X. Feng, Y. Y. Huang, I. Adesida, R. G. Nuzzo, and J. A. Rogers, *Nat. Mater.* **5**, 33 (2006).

¹¹D. Y. Khang, H. Jiang, Y. Huang, and J. A. Rogers, *Science* **311**, 208 (2006).

¹²S. R. Forrest, *Nature (London)* **428**, 911 (2004).

¹³J. A. Rogers, K. E. Paul, R. J. Jackman, and G. M. Whitesides, *Appl. Phys. Lett.* **70**, 2658 (1997).

¹⁴G. Ensell, *J. Micromech. Microeng.* **5**, 1 (1995).

¹⁵B. C. S. Chou, C.-N. Chen, and J.-S. Shie, *Sens. Actuators* **75**, 271 (1999).

¹⁶S. Lee, S. Park, and D.-I. Cho, *J. Microelectromech. Syst.* **8**, 409 (1999).

¹⁷S. Sze, *Semiconductor Devices: Physics and Technology*, 2nd ed. (Wiley, New York, 2002), pp. 190–192.