

# Bendable GaAs metal-semiconductor field-effect transistors formed with printed GaAs wire arrays on plastic substrates

Yugang Sun, Seiyon Kim, Ilesanmi Adesida, and John A. Rogers<sup>a)</sup>

University of Illinois at Urbana-Champaign, Department of Materials Science and Engineering, Urbana, Illinois 61801 and Department of Electrical and Computer Engineering, Frederick Seitz Materials Research Laboratory, Micro/Nano Laboratory, Urbana, Illinois 61801

(Received 13 April 2005; accepted 5 July 2005; published online 15 August 2005)

Micro/nanowires of GaAs with integrated ohmic contacts have been prepared from bulk wafers by metal deposition and patterning, high-temperature annealing, and anisotropic chemical etching. These wires provide a unique type of material for high-performance devices that can be built directly on a wide range of unusual device substrates, such as plastic or paper. In particular, transfer printing organized arrays of these wires at low temperatures onto plastic substrates yield high-quality bendable metal-semiconductor field-effect transistors. Electrical and mechanical characterization of devices on poly(ethylene terephthalate) illustrates the level of performance that can be achieved. These results indicate promise for this approach to high-speed flexible circuits for emerging applications in consumer and military electronic systems. © 2005 American Institute of Physics. [DOI: 10.1063/1.2032609]

Field-effect transistors formed with high-quality single-crystalline semiconductor nano- and microstructures on large-area mechanically flexible plastic substrates are of great interest for a wide range of applications in displays, sensors, medical devices, and other systems.<sup>1-3</sup> A number of approaches have been demonstrated to transfer high-quality semiconductor materials (e.g., Si nanowires, microribbons, platelets, etc.) onto plastic substrates for mechanically flexible metal-oxide-semiconductor field-effect transistors.<sup>4-8</sup> Here, we report a process for fabricating bendable metal-semiconductor field-effect transistors (MESFETs) on plastic substrates using GaAs microwires (a class of material that we refer to as microstructured GaAs, or  $\mu$ s-GaAs) that have integrated ohmic source/drain contacts. The approach uses high-quality bulk GaAs wafers as the starting material, “top-down” fabrication procedures to form the micro/nanowires and transfer printing techniques that use elastomeric stamps to integrate well ordered arrays of these wires with plastic substrates. Electrical and mechanical measurements of MESFETs formed in this way demonstrate the good performance and excellent bendability that can be achieved.

Figure 1 depicts the major steps involved in the process for fabricating  $\mu$ s-GaAs MESFETs on a poly(ethylene terephthalate) (PET) substrate. A (100) semi-insulating GaAs wafer with an epitaxial Si-doped *n*-type GaAs layer (carrier concentration of  $4.0 \times 10^{17}/\text{cm}^3$ , IQE Inc., Bethlehem, PA) provided the source material for generating the microwires. Photolithography and metallization via electron-beam (and/or thermal) evaporation generated arrays of narrow metal stripes (with width of  $2 \mu\text{m}$  and spacing of  $13 \mu\text{m}$ ) composed of conventional multilayer stacks, i.e., AuGe(120 nm)/Ni(20 nm)/Au(120 nm) for ohmic contacts. Annealing the wafer at elevated temperature (i.e.,  $450 \text{ }^\circ\text{C}$  for 1 min) in a quartz tube with flowing  $\text{N}_2$  formed ohmic contacts to the *n*-GaAs. Defining the metal stripes along the (011) crystalline orientation of GaAs enabled microwires

(with integrated ohmic contacts) to be generated using a top-down approach described in our previous work.<sup>9,10</sup> In this process, a pattern of photoresist lines was defined on top of the metal stripes; the openings ( $3 \mu\text{m}$  widths) between these lines lie between adjacent metal stripes (step i). These openings allowed etchant ( $\text{H}_3\text{PO}_4$ (85 wt %): $\text{H}_2\text{O}_2$ (30 wt %): $\text{H}_2\text{O}=1:13:12$  in volume) to diffuse to the GaAs surface to etch GaAs anisotropically. The photoresist protected the interface between ohmic stripes and GaAs from exposure. The anisotropic etching generated reverse mesas and undercuts




FIG. 1. (Color) Schematic illustration of the major steps for fabricating, on flexible plastic substrates, MESFETs that use arrays of single-crystalline GaAs wires with epitaxial *n*-type channel layers, and integrated ohmic contacts of AuGe/Ni/Au. Anisotropic chemical etching produces wires from a standard (100) GaAs wafer. A printing technique that uses an elastomeric stamp transfers these wires from the wafer to the plastic device substrate in a manner that preserves spatial organization (i.e., ordered arrays). PR denotes photoresist.

<sup>a)</sup> Author to whom correspondence should be addressed; electronic mail: jrogers@uiuc.edu




FIG. 2. (Color) (a) Schematic geometry of a GaAs wire-based MESFET on a plastic substrate (PU/PET). The source/drain electrodes form ohmic contacts to the *n*-GaAs layer. The gate electrode forms a Schottky contact to this layer. (b) Optical image of two MESFETs, each of which uses an array of ten GaAs wires. (c) Optical image of a 2 cm × 2 cm PET sheet with hundreds of devices.

along the surface of GaAs, resulting in the formation of GaAs wires with triangular cross section and narrow width released from mother wafer. The undercut can yield GaAs wires with widths down to micrometer and/or nanometer length scales by controlling the geometry of the resist and the etching time.<sup>9</sup> Each wire has two ohmic stripes separated by a gap that defines the channel length of the resultant MESFET. Contacting a flat elastomeric stamp of poly(dimethylsiloxane) (PDMS) to the photoresist-coated GaAs wires formed a van der Waals bond between the hydrophobic surfaces of the PDMS and the photoresist (step ii). This interaction led to the removal of all of the GaAs wires from the wafer to the surface of the PDMS when the stamp was peeled back from the mother wafer (step iii). This process preserved the lithographically defined spatial organization (i.e., aligned arrays) of the wires. The PDMS stamp with GaAs wires was then laminated against a PET sheet covered with a thin layer of liquid polyurethane (PU) (NEA 121, Norland Products Inc., Cranbury, NJ), a kind of photocurable polymer. Curing the PU, peeling off the PDMS stamp, and removing the photoresist by O<sub>2</sub> reactive ion etching (RIE) (Uniaxis 790, Plasma-Therm Reaction Ion Etching System) left the ordered GaAs wires with exposed ohmic stripes embedded on the surface of the PU/PET substrate (step iv). Further lithographic processing on the PU/PET substrate defined electrodes (250 nm Au) that connect the ohmic stripes to form the source and drain, and for gate electrodes [Ti(150 nm)/Au(150 nm)] (step v). The resultant arrays of MESFETs are mechanically flexible due to the bendability of PU/PET sheet (thickness of ~200 μm) and the GaAs wires (widths and thicknesses less than 5 μm).

Figure 2(a) presents a schematic cross section of a μs-GaAs MESFET on plastic. The strong interaction between the cured PU and the side walls of the GaAs wires bonds the wires to the PU/PET substrate. In this geometry and with the processing approach described previously, the active *n*-GaAs layer (i.e., the transistor channel) never contacts any




FIG. 3. Electrical response (dc) of a GaAs wire-based MESFET with a channel length of 50 μm and a gate length of 15 μm. (a) Typical *I*-*V* characteristics at gate voltages between 0.5 to -2.0 V with steps of 0.5 V. (b) Transfer curves of this device at different *V*<sub>DS</sub>. (c) Transfer curve plotted as (*I*<sub>DS</sub>)<sup>1/2</sup> vs *V*<sub>GS</sub> at *V*<sub>DS</sub>=4.0 V.

polymeric materials other than photoresist. The Ti/Au gate electrode forms a Schottky contact with the *n*-GaAs surface; the barrier allows one to apply a relatively negative voltage (i.e., <0.5 V) to modulate the flow of current between the source and drain electrodes, as in a conventional MESFET. Figure 2(b) shows a representative image of two GaAs wire-based MESFETs on plastic, fabricated according to the procedures of Fig. 1. The wires have a well-aligned orientation and uniform widths of ~1.8 μm. Au pads with widths of 150 μm and lengths of 250 μm connect the ohmic stripes on ten GaAs wires to form source and drain electrodes for each individual MESFET. A Ti/Au stripe with width of 15 μm deposited in the 50 μm gap (transistor channel) between the source and drain electrodes provides the gate electrode. These stripes connect to a larger metal pad for probing. The contrast difference between the metal on the wires and that on the plastic is likely due to surface roughness on the PU generated during RIE of the photoresist. Figure 2(c) shows the image of a 2 cm × 2 cm PET sheet with a number of transistors, clearly showing its flexibility. Multiple printing steps and/or wire fabrication runs can generate large numbers of wires patterned over large areas on plastic substrates. Various parameters, such as the widths of the GaAs wires, the widths of the source/drain electrodes, the channel, and gate lengths, can be adjusted easily to yield MESFETs with desired output characteristics.

We characterized the dc performance of the transistors. Figure 3 presents results from a GaAs MESFET with a channel length of 50 μm and a gate length of 15 μm, similar to




FIG. 4. Gate-modulated current-voltage characteristics of a GaAs wire-based MESFET on a flexible PET substrate (a) before bending; (b) after bending to a bend radius of 8.4 mm (calculated surface tensile strain of 1.2%); and (c) after relaxing the bent substrate to its flat unstrained state. (d) Dependence of  $I_{DS}$ , measured at  $V_{DS}=4$  V and  $V_{GS}=0$  V, on bend radius and strain.

the one shown in Fig. 2(b). Figure 3(a) shows the current-voltage ( $I$ - $V$ ) (between drain and source electrodes) curves at different gate voltages. The  $I_{DS}$ - $V_{DS}$  characteristics are comparable to conventional wafer-based MESFETs built with  $n$ -type GaAs layer and standard techniques, i.e.,  $I_{DS}$  saturates in the regions of high  $V_{DS}$  and  $I_{DS}$  decreases with decrease of gate voltage.<sup>11</sup> In the linear region, the channel resistance at  $V_{GS}=0$  V is  $R_{channel}=6.4$  k $\Omega$ . The transfer characteristics (i.e.,  $I_{DS}$  versus  $V_{GS}$ ) were measured at different  $V_{DS}$ , and are shown in Fig. 3(b). All of the curves have minima at the same gate voltage, i.e.,  $-2.65$  V. The drop of  $I_{DS}$  at high positive gate voltages is due to the significant leakage current from gate to source that develops through the Schottky contact in this regime. Figure 3(c) shows the transfer curve at  $V_{DS}=4$  V, plotted as  $(I_{DS})^{1/2}$  versus  $V_{GS}$ , clearly showing a linear relationship as expected for a MESFET.<sup>11</sup> The pinch-off voltage and transconductance at  $I_{DS}=0.19$  mA and  $V_{DS}=4$  V are  $V_p=2.65$  V and  $g_{m0}=168$   $\mu$ S, respectively. These characteristics indicate that the transistors fabricated on PET substrates resemble the behavior of typical GaAs MESFETs fabricated on wafers by traditional approach.

Mechanical flexibility represents a critical parameter of devices on plastic substrates for the target applications that are being considered. We tested the transistors by bending the supporting PET sheet using a setup described elsewhere.<sup>5</sup> Figures 4(a) and 4(b) compare the performance of a transistor before and after the substrate was bent to a radius of 8.4 mm, i.e., corresponding surface strain of 1.2% (tensile in this case) for the 200  $\mu$ m thick substrate. The results indicate that the transistor can withstand these high strains without failure. In fact, the saturated current at  $V_{GS}=0$  V, increases by  $\sim 20\%$  in this case. After releasing the strain, i.e., such that the substrate becomes flat again, the transistor recovers the performance of its original state [Fig. 4(c) versus 4(a)]. Figure 4(d) shows the variation of  $I_{DS}$  at  $V_{DS}=4$  V and  $V_{GS}=0$  V in three cycles in terms of bending (with different surface strains)/unbending, indicating that these MESFETs can survive multiple bending cycles that cause the tensile strain at the device to vary between 0% and 1.2%, without a

significant change in their performance ( $<20\%$ ). If the tensile strain is higher than 1.25%,  $I_{DS}$  decreases with a big jump ( $>80\%$ ), indicating the failure of devices. The systematic changes observed with strain could be related to the fact that mechanical strain causes displacement of crystalline lattice of GaAs wires and their distribution of energy levels.<sup>12</sup> In the absence of additional data, however, it is difficult to assign a specific cause to the reversible variations that we observe.

In summary, this letter reports an approach that involves: (i) the generation of ohmic contacts by high-temperature annealing on GaAs wafers, (ii) the production of GaAs microwires with these integrated ohmic contacts by anisotropic chemical etching, (iii) the dry transfer printing of these wires onto plastic substrates with an elastomeric stamp, and (iv) the fabrication of high-quality MESFETs by low-temperature processing of these wires on plastics, to yield the flexible GaAs MESFETs on plastic substrates. The intrinsic properties of GaAs (e.g., high mobilities), the ability to make the MESFETs with short gate lengths and the straightforward paths for integrating these devices into complex circuits (potentially with other transistors built using similar approaches but with other semiconductors) suggest a strong possibility for achieving high-frequency response for advanced communication, space, and other systems.<sup>13</sup> These advantages as well as the remarkably good mechanical flexibility of these devices make GaAs wire MESFETs interesting for flexible macroelectronic systems.

The work was partially supported by the Defense Advanced Projects Agency under Contract No. F8650-04-C-710 and by the U.S. Department of Energy under Grant No. DEFG02-91-ER45439. Devices were fabricated using the Microfabrication and Crystal Growth Facility in Frederick Seitz Materials Research Laboratory, University of Illinois, which is partially supported by the U.S. Department of Energy under Grant No. DEFG02-91-ER45439. The authors thank Vipan Kumar for help and useful discussion in device fabrication.

<sup>1</sup>G. H. Gelinck, T. C. T. Geuns, and D. M. De Leeuw, Appl. Phys. Lett. **77**, 1487 (2000).

<sup>2</sup>J. A. Rogers, Z. Bao, K. Baldwin, A. Dodabalapur, B. Crone, V. R. Raju, V. Kuck, H. E. Katz, K. Amundson, J. Ewing, and P. Drzaic, Proc. Natl. Acad. Sci. U.S.A. **98**, 4835 (2001).

<sup>3</sup>C. D. Sheraw, L. Zhou, J. R. Huang, D. J. Gundlach, T. N. Jackson, M. G. Kane, I. G. Hill, M. S. Hammond, J. Campi, B. K. Greening, J. Fancl, and J. West, Appl. Phys. Lett. **80**, 1088 (2002).

<sup>4</sup>E. Menard, K. J. Lee, D.-Y. Khang, R. G. Nuzzo, and J. A. Rogers, Appl. Phys. Lett. **84**, 5398 (2004).

<sup>5</sup>E. Menard, R. G. Nuzzo, and J. A. Rogers, Appl. Phys. Lett. **86**, 093507 (2005).

<sup>6</sup>Z.-T. Zhu, E. Menard, K. Hurley, R. G. Nuzzo, and J. A. Rogers, Appl. Phys. Lett. **86**, 133507 (2005).

<sup>7</sup>S. Wagner, H. Gleskova, I. C. Cheng, and M. Wu, Thin Solid Films **430**, 15 (2003).

<sup>8</sup>X. Duan, C. Niu, V. Sahi, J. Chen, J. W. Parce, S. Empedocles, and J. L. Goldman, Nature (London) **425**, 274 (2003).

<sup>9</sup>Y. Sun and J. A. Rogers, Nano Lett. **4**, 1953 (2004).

<sup>10</sup>Y. Sun, D.-Y. Khang, F. Hua, K. Hurley, R. G. Nuzzo, and J. A. Rogers, Adv. Funct. Mater. **15**, 30 (2005).

<sup>11</sup>S. M. Sze, *Semiconductor Devices, Physics and Technology* (Wiley, New York, 1985).

<sup>12</sup>R. S. Goldman, K. L. Kavanagh, H. H. Wieder, V. M. Robbins, S. N. Ehrlich, and R. M. Feenstra, J. Appl. Phys. **80**, 6849 (1996).

<sup>13</sup>C. Y. Chang and F. Kai, *GaAs High-Speed Devices: Physics, Technology, and Circuit Applications* (Wiley, New York, 1994).